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Abstract—The analog-hybrid computer Morte Carlo technique
for sol-'.ng elliptic and parabolic partial differential equations has
been i tplemented on a new hybrid computer capable of taking sta-
tistics ver 1000 two- or three-dimensional random walks per second.
This exceptional computing speed and flexible digital control permit
direct plotting of partial differential equation solutions; of perhaps
even greater interest is the incorporation of such Monte Carlo
routines in real-time analog computer setups in process control
applications. In this connection, the Monte Carlo method has been
extended to a wider class of problems, and is especially applicable
to heat conduction/diffusion problems.
Index Terms— Hybrid computer, Monte Carlo, partia; differential
equations.
I NTRODUCTION
WIDE VARIETY of computing methods have
been applied in the solution of partial dif-
ferential equations which occur in the modeling
of continuous systems. [ ' ) The finite-difference tech-
niques commonly used with both digital and analog
computers require much computing equipment and/or
computer time; in addition, even if the solution is de-
sired at one point only, it is still necessary in the finite-
difference scheme to develop the solution over the en-
tire region.
The observation that the conditional probability
density function of a Markov process M
 satisfies a sec-
ond-order elliptical or parabolic partial differential
equation led early investigators to suggest a Monte
Carlo approach for the solution of such partial dif-
ferential equations.
A random walk is simulated on an analog computer by
solving the stochastic differential equations of motion
resulting from the excitation of n coupled first-order
nonlinear systems with n zero-niean white Gauss :aft
noise signals. For partial differential equations with
specified boundary values (Dirichlet problem), random
walks are initiated from tl a point in space where the
solution is desired. In the case of elliptical partial dif-
ferential equations, the walks are continued until the
boundary is crossed, whereupon the function value at
the boundary is tallied. In the case of parabolic partial
differential equations, the walks are allowed to con-
tinue for a fixed time, and one tallies the value of the
function at the boundary crossing point, if indeed the
boundary is crossed within the time interval allotted
for the random walk; if the walk terminates before an
Manuscript received April 27, 1967; revised July 3, 1967. The
work reported here is derived from a dissertation submitted in
partial fulfillment of the requirements for the Ph.D. degree in electri-
cal engineering at the University of Arizona, Tucson.
The author is with the Burr-Brown Research Corp., Tucson, Ariz.
absorption occurs, one tallies the value of the initial
condition function at the internal point whe y- the walk
terminated. In both cases, the sample averagt over a
suitable number of random walks is an unbiased es-
timate for the desired solution.
-
This technique, while conceptually simple, was made
feasible only by the development of high speed com-
puting machines. Digital computers were utilized in the
late 1940's and early 1950'sf61 -lal for Monte C'arlo solu-
tions, and various procedures were developed to gen-
erate tallies of numbers which converged in a statistical
sense to the solution of the parabolic and elliptical
partial differential equations.
Chuang, Kazda, and Windeknecht l9l were the first to
employ Monte Carlo procedures for the solution of
partial differential equations on an analog computer.
They solved the Langevin equations on a conventional
"slow" analog computer with tape-recorded random
noise inputs and applied the position coordinates x(t),
y(t) to the horizontal and vertical plates of an oscillo-
scope. To demonstrate the feasibility of the Monte
Carlo method, they restricted themselves to simple
piecewise constant boundary functions equal to 100 on
a portion C 1 of the boundary C and zero on the remain-
ing portion of the boundary. Boundary crossings of the
oscilloscope beam marking the point (xb, yb) were de-
tectcK' by an arrangement of masks and photocells. The
solution of the partial differential equation (the ex-
pected value of the tallies) was estimated by forming
100 times the fraction of the boundary crossings taking
place across C 1 , as determined by a decimal counter.
Computer and noise source limitations constrained
computing speed to about one random walk per second;
solution errors for samples of 300 to 2200 runs were of
the order of a few percent and were ascribed mainly to
statistical fluctuations.
In modern analog-hybrid computers, accurate and
convenient combinations of function generators, analog
comparators, and digital logic replace the cumbersome
photocell circuits used to detect boundary crossings.
Little 1101 utilized an analog-hybrid computer in which
a Pace 231 R-V analog computer and an ALWAC I I I-E
digital computer were linked together so that con-
tinuous random walks could be generated in the analog
computer, while the digital computer generated timing
signals, stored boundL.y values, and accumulated data;
the solution speed was limited to about 1000 random
walks per five minutes. In the present work, Monte
Carlo solutions of partial differential equations are ob-
tained on ASTRAC 11, a new iterative differential
N
analyzer capable of generating 10(10 complete random
walks per second; it is this fact which makes the Monte
Carlo method competitive with other meth(xis for a
restricted class of problems.
E XA%IPLES
To illustrate tLe Monte Carlo method, it is convenient
to develop the Monte Carlo estimate of the solution of
both the diffusion equation (1) and Laplace's equation
(2) in one dimension:
a 
0'U(x, t) = at
	
(1)
with
U(-10,1)=-10
U(10, t) = 10
U(x, 0) = 0.
	
0'U(x) = 0	 (2)
with
U(-10)=-10
U(10) = 10.
In both cases, the stochastic differential equation or
Langevin equation which must be solved is (see Appen-
dix)
	
dy = n(t)
	 (3)d1
where n(t) is white Gaussian noise with zero mean value
and autocorrelation function
	
E[n(t)n(t + r)] -	 2D6(r).	 (4)
The analog-hybrid computer diagram implementing
the Monte Carlo solution of both (1) and (2) is given
in Fig. 1; the ASTRAC 11 timing signal R is selected so
that 1000 random walks per second are generated. Fig. 2
shows the total complement of timing signals available
on ASTRAC 11.
To obtain the solution of the parabolic partial dif-
ferential equation (1), a random walk is started at the
point x and continues for a time t. If the particle exe-
cuting the random walk reaches a boundary point
(x = ± 10), the walk is terminated and the corresponding
boundary value is tall:ed for averaging; for random
walks not reaching the boundary within the time t, the
value of the initial condition function U(x, 0) evaluated
at the final position of the particle is tallied. If this
procedure is repeated for many (1000 to 10 000) random
walks, the average tally is an unbiased estimate of the
solution of the partial differential equation.
The solution of the elliptical partial differential equa-
tion (2) is obtained by a similar procedure; however,
the random walks are continued until the boundary is
reached, whereupon the random walk is terminated and
the corresponding boundary value is tallied for averag-
ing.
Fig. 1. Anaiug- hybrid computer di rain implementing the Monte
Carlo solution of (1) and (2).
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Fig. 2. ASTRAL 11 timing signals.
Ap onte Carlo estimates of the solutions of both ex-
amples were obtained for all x (— 10 <x < 10) by sweep-
ing the starting point of the random walks. The tally
average was developed in the lowpass filter shown in
Fig. 3, and the Monte Carlo solutions are presented in
Figs. 4 and S.
The maximum errors in the figure legends specify
both the systematic errors, the difference between the
exact solution and the smoothed curve, and the statis-
tical fluctuations that denote the variation of the Monte
Carlo solution about the smoothed curve.
In addition to the Monte Carlo estimates of the solu-
tion of the above two problems, Monte Carlo solutions
of additional problems are given in Figs. 6 through 9.
Of 
cFig. 3. Lowpas filter used for analog averaging.
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Fig. 7. Monte Carlo solution of given problem. Maximun. errors:
systematic errors 11.6% for 1 r 7.5 seconds, statistical fluctua-
tions 4.2 cl, for l —0.5 seconds.
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Fig. 4. :Monte Carlo solution of (1).
Fig. 8. Monte Carlo solution of given problem.
Fig. 5. '.Monte Carlo solution of (2).
Fig. 6. Monte Carlo solution of given problem.
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Fig. 9. Monte Carlo solution of giv°n problem.
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Monte Cario .50114110" of Nonhrmogeneous
Partial !inferential Equations
A Monte Carlo procedure for estimating the solution
of nonhontogeneous partial differential equations has
been suggested by Little. 001 Two component problems
are formed, one being a homogeneous time-independent
boundary value problem, the other it
homogeneous boundary value problem. The solution of
the time-independent problem is added to the time
integral of the tin g e-dependent problem to t6tain the
solution of the original nonhornogeneous partial dif-
ferential equation.
The time integration is undesirable in any simple
fast hybrid computation scheme. To circumvent this
problem for it class of nonhoniogeneous partial dif-
ferential equations, the statistical behavior of the time
interval of a random walk was utilized in the case where
the forcing term is it The expected time of a
random walk, 7'(r„ t,), satisfies
	
Cal; + 
Lr,,, ,
J 
T(r;, l;) 	 1	 (5)
, ith
T(r„ 0) = 0
T( re, 1.) = 0.
I, „ u , io(i the partial differential equation
a + L.,.,, U(r;, t,) = 0 	 (6)
Car;
where C'(r„ t,) is defined in it region X, with boundary
C. The boundar y condition on C is
	
I ' (rn, 10 = I V re)	 (7)
and the initial condition is
	
U(r;, 0) = U(r;).	 (8)
The operator L,, 1 , is given by
of	 of	 ay
- (rk, tk/r i, t i) 	 a,(r;, t;)	 + b,(r;, 10-
at.
	 ,- ► 	 a(ri)i	 a(rX.
Ul(ri, t;) — 1 16 (h)	 kit)
and the initial condition
U I(r ,, (1) — Ur(r,).	 (11)
Us(r„ t;) satisfies the partial differential equation
a
at;
with the boundary condition and initial condition
Ut(rs, t;) — [':(r„ 0) = 0	 (14)
respectively. III 	 equations, the operator L,,,,, is given
by (9).
It is easil y verified that
	
U ( ri, t .) = U I (r„ t .) + Ut(r i, t;).	 (15)
The techniques for t he Monte Carlo solution of U, have
been previously discussed and no additional comments
are necessar y
 at this point. To develop a Monte Carlo
procedure for the estimation of the solution of (13), it is
of interest to examine (5) which describes the behavior
of the average time of a random walk. If the operator
L,,,c, is linear,
C)
+ Lr,,,, K T(r;, t;)
	
K.	 (16)
at;
Multiplying the time of a random walk by a constant K
and denoting the product by V, (16) indicates that V
satisfies the partial differential equation
I
a
__ + Lr,,,, V (ri, 10_ — h	 (17)
at;
with the boundary condition
V(re, t,) = 0	 (18)
and the initial condition
V (r;, 0) = 0.	 (19)
= Lr,, ,J(r;, t;).	 (9) Examination of (13) and (17) shows that
To develop a Monte Carlo algorithm, it is convenient
once again to separate U(r;, t;) into two functions,
Ul (r;, t;) and Uz(r. t;): U,(t;, t,) satisfies the partial
differential equation
a
— + Lr,.,, U,(r;, t i) = 0	 (10)
at;
with the piecewise continuous boundary condition on C
given by
V (ri, t .) = Ut(ri , ti)-	 (20)
To obtain a Monte Carlo estimate for the solution of
(6), it is necessary to treat the partial differential equa-
tion as if it were a homogeneous partial differential
equation, program the computer to solve the appropri-
ate Langevin equations, and combine the homogeneous
solution with a voltage proportional to the average time
of a random walk. Fig. 10 shows the Monte Carlo solu-
tion of a representative problem.
W
rwhere 21)6(r) is the autocorrelation function of the
noise voltage. To keep the error under 1 percent of 10
volts (100 millivolts), utilizing integrators with gain G.
it is necessary to enforce the condition
R < 10- ' 2U(:.	 (23)
Typical values for 2D and G in the Monte Carlo compu-
tations performed upon ASTRAL I 1 are
2D = 30 10-6
G - 10'
hence
K < 20 HVI
Fig. 10. Monte Carlow 4 u t ion of anon homogeneous partial differen-
tial equation. Maximum errors. systematic errors 7 1;1c, statistical
liurtuatiuns 3.8T1.
ERROR CONSIDERATIONS IN MONTE CARLO
COM PUTATIONS
Errors in any Monte Carlo procedure for the estintr•e
of the solution of a partial differential equation fall into
two categories: errors due to equipment limitations,
and those due to statistical fluctuations. Aside from cali-
bration inaccuracies and errors in nonlinear computing
elements, the most serious equipment limitation errors
are due to amplifier drift, finite integrator bandwidth,
and nonideal noise sources. The statistical errors are in-
herent `i any estimation of expected values from
finite samples.
Amplifier Drift Errors
The effects of imperfections in hybrid computer
equipment can be examined most realistically by a care-
ful c0113ideration of individual problems. Laplace's
equation in one dimension is quite representative of the
problems that one can solve by the Monte Carlo method
and, in addition, perhaps allows the greatest insight
into the Monte Carlo sampling method. The mathe-
matics involved in this problem is quite tractable and no
nonlinear equipment is used to implement the Langevin
equations.
Integrator current and voltage drift l ' 1 can be taken
into account as a fictitious voltage generator of magni-
tude K that is summed along with the noise voltage
into the integrator. The stochastic differential equation
being implemented is
dy
- = n(1) + K.	 (21)
dt
'fhe error introduced into the solution of the partial dif-
ferential equation by the presence of this offset term K is
Kx'
e(x) = 2D
	
(22)
which is well within the bounds of condition (23).
Errors Due to Finite .Noise Source and
Integrator Bandwidths
The application of white Gaussian noise signals into
an electrical system is the basis for the Monte Carlo
estimation of the solution of partial differential equa-
tions. In practice, any noise source will be band limited
in addition to the bandwidth limitations peculiar to all
computing elements. This finite noise bandwidth can be
accounted for by passing white noise through it simple
band-limiting filter and treating the output as the input
signal to the system.
Integrator bandwidth limitations can also be simu-
lated by cascading a lowpass filter with an ideal in-
tegrator t ' l where the bandwidth of the lowpass filter is
proportional to the zero-decibel frequency of the oper-
ational amplifier.
To study the effect of noise and/or integrator band-
width limitations, it is convenient to consider the
Monte Carlo solution of the diffusion equation in one
dimension as a representative problem. The block dia-
gram for the simulation of this problem taking the finite
bandwidth into account is shown in Fig. 11.
Mtt)	 ^	 q
J^	 l
Fig. 11. Block diagram of a Langevin equation
excited by band-limited noi,e.
The partial differential equation which the condi-
tional probability function of this _ystem satisfies is
(see Appendix)
au
a! (xis tj) _ - Wit - e-"oc^-^,^^_ C)s } (xr, t^)• (24)
If it is desired to solve the elliptical partial differential
equation
alllt
as-
(X) - 0,	 (1S)
then only the "steady-state" solution of (24) is of inter-
est. Note that the presence of the exponential ternt dcrc-s
not alter the steady- state behavior of the solution.
If a solution of the diffusion equation is of interest,
the exponential terns does disturb the solution, and the
random walks must be made t7oAciently long to force
the exponential terra to be negligible compared with
unity. It isconvenient tochoose
w•(I — I;) > 2w.	 (10)
In the parabolic diffusion equation, the random walks
are continued for a time I,; hence, to insure proper solu-
tions, the inequality
1w
t; > ---	 (27)
('r0
should be enforced.
Sweep Errors
If it is desired to sweep the starting point of the ran-
dent walks over all 	 in the region of definition of the
partial differential equation and develop t':2 Monte
Carloestintate of the solution anon this arc, the effect of
sweep speed is of interest. Two sources of error are asso-
c-iatcd with the sweeping procedure:
1) generation of errors due to in insufficient number
of random walks originatiol; front ., specified interval,
and
2) rrrort, that reamit from the time delay of the aver-
aging filter.
To obtain the Monte Caro estimate of a solution of a
partial differential equation at a point, it is necessary to
originate many random walks from the point. The prob-
lem is complicated if the point in question is scanned,
since under this condition not more than one r ndom
walk originates front 	 point. The rate at which a re-
gion may be scanned will depend upon how rapidly
the solution varies within this region. Once again La-
place's equation in one distension,
alu
— (x) = 0	 (28)
ax'
with the boundary conditions
U00) = 10
U(-10)=-10
is a particularly convenient choice for art 	 of
the sweep problem. The solution of the above problem is
U(x) = X.	 (29)
For the above problem, if the walk originates within
an interval ±Ax about some nominal point xo, the ex-
pected error in the Monte Carlo estimate is
	
s(x) - t As.	 (0)
To remain within this error bound, the sweep speed
volts per second, must satisfy the inequality
n 
5 
sN.
NO
	 (31)
where N. is the random walk rate in walks per second
.ond No the required number of random walks necessary
for a suitable low-variance estimate of the solution of
the partial differential equation. If Ax is chown to be
0.5 volt, N. to be 1000, and No to be 10011, 1101 then
m<0.3 volt/second.
The error resulting from the time delay of the analog
averaging circuit is most conveniently considered by ex-
antining a basic averaging circuit, the transfer function
of which is
//(s) —	 1	 (32)STo ♦ 1
If the starting point of the randoin walks in the Monte
Carlo solution of ( 28) is scanned along the x axis, t he ex-
pected value of the random waveform representing; the
absorptions is nt, where n is the sweep speed and I is
time. The steady-state output of the averaging filter due
to this average input is
y(I) — n(I — T).	 (33)
Since the desired output voltage is nt, the error is
e(I) — n 7'.	 (34)
If the solution of a partial differe.ntial equation
U(r;) che nges abruptly over the arc segment under con-
sideration, the time delay associated with the averaging
filter could produce unacceptable errors. When a func-
tion with abrupt variations is yielded in a Monte Carlo
computation, it is necessary to repeat the solution using
a slower scan rate ar.d to compare the results obtained
with the slow sca n with the original results.
Averaging Fime Requirements and .Statistical Muctuations
An analog voltage equal to the value of the function
at the absorption point is generated at the end of each
random walk and held for a fixed time, T„ in the Monte
Carlo procedure. The expected value of this waveform
is the solution of the partial differential equation at the
starting point of the random walk. Various analog cir-
cuits can be utilized for analog averaging; however, it
was found that the simple lowpas^, RC filter, the
transfer function of which is given by (32), yielded
acceptable results.
To examine the requirements of all filter for
use in :Monte Carlo computations, Laplace's equation
(33) in one distension is a convenient problem for
analysis.
For a specified variance, e l. for the estimate of the
solution, the filter time constai : T. must satisfy the in-
equalit yt t'1
T, > T-	 (35)
2E1
%here I„ is thc • tine allotted for the random %.elks and
r^
F:	
to 
11N1 percent
is the 1wrcentage error. For E to lw S percent, and the
tint, • T„ to be one millisecond,
To >_ 0.2 second.
CONCLUDING REMARKS
In this study. Monte Carlo estimates of solutions of
partial differential equatior were obtained on ASTRAL'
1 I. a high-speed iterative differential analyzer. Random
walks were gene -ated at the rate of 1(10) p.r second in
contrast with digital computer Monte Carlo solutions
where 10 random walks per second were executed t1i1 and
with previous analog hybrid Slot; Ca:lo procedurt's
% here four random walks per second were achieved.1101
In previous Monte Carlo computations, solutions of
partial differential equations at specific points were ob-
tained by digitally averaging the values of the function
at the boundary absorption points. In the present study,
voltages equal to the value of the function at the
boundary absorption points are developed and averaged
in a lowpass filter. The rapid random walk rate and the
use of analog rather than digital averaging allows the
solution to be rapidly scanned over an arc in the region
of imerest.
Where digital averaging is used, boundary values of
the function need only be quantized to within, say, eight
bits, for accurate estimates of the solution of the partial
differential equation, since quantizing theory indicates
that the biasing effects of quantization average out ap-
proximately, or can be approximately predicted and cor-
rected even with surprisingly coarse quantization. I ' ll n 61
The coarse quantization of the boundary values yields
best results when the probability density function of the
absorbed boundary values is unintodal. For unfavorable
probability density functions, dither can be added to
yield satisfactory results.
Coarse quantization immediately realizes savings in
equipment, since it permits primitive table-look-up
rather than function generation; it is not applicable to
finite-difference schemes for the solution of partial dif-
ferential equations since it leads to unacceptable errors.
Although Monte Carlo estimates of solutions of par-
tial differential equations are applicable to a restricted
class of problems, and convergence of the solutions is
probabilistic, the ease of programming, and modifica-
tion of equation parameters, boundaries, initial condi-
tions, and boundary conditions make the :Monte Carlo
method appear quite attractive for a selected class of
problems.
At-rt.Nmx
S IM PI.It1E1 ► l4kIVATION t)F THE KoLYOGc ► Rev PARTIAL
DIFFERENTIAL EQUATION You L INRAR S YSTEMS
The common procedure for finding the partial differ-
ential equations that can be treated by Monte Carlo
methods has been to investige — the generalized Lan-
gevin equations describing t . realmnse of first-order
systems to white Gaussian noise forcinpr functione. 141 I'll
The conditional probability density function of the out-
put variable satisfies Kolmtogorov's backward p,-trtial
differentia) equation. The Monte Carlo solution of par-
tial differentia) equations of both the elliptic and para-
bol-c type is based on the Kolm ogorov equations,
which follow directly from the Markovian nature of
the output random process.
An alternate way to derive the form of the partial
differential equations which can be handled by the
Monte Carlo method is to consider the behavior of the
conditional probability density function of the output
of a linear electrical network excited by white Gaussian
noise. To this end, consider a linear electrical network
characterized by
1) the impulse reap otim- function, h(t, t;), i.e., the re-
sponse of the system at time t to a unit impulse
applied at time t,; and
2) the Wean value function, m(t, t;), i.e., the output
voltage at time t, given that the output voltage at
time t; is one volt.
Assenting that t he linear systems is excited by a Gaus-
sian signal N(t) with autmorrelation function
	
E[N(t)N(t + a)] — 2D6(h),	 (36)
the output process is Gaussian and is completely char-
acterized by its mean value and covariance function. If
the input process starts at t = t„ and it is known that the
output voltage at that tine is y, volts, the mean value of
the output y(t)-
F- u'( t , t.)1 = Y, m ( t. t;)	 (37)
sittc •e the forcing function has a ze-,) mean value. The
variance o. y(t)
Var ;y(:.t;)] = 2Df^h'(t — tt)dtt
e ► ,
	
= 2D 
J
r
h l(x)dx.	 (38)
0
In terms of the mean value and variance function just
given, the conditional probability density function of
y(t) given y(t,) — y, is
1
AY, '/y;, t;)
-,12w Var	 (t, t;)^
(	 (y - y,m (t, t;))'
exp S 2 Var [y(t, tc)] }	 (39)
r
It is inure convenient to considei the characteristic func-
tion
X(q, t/Yi, ti) — f I(Y. t/y., t.)v iwdy ,	 (40)
pressing the derivative of the variance function in terms
of the impulw response function. Front (38)
a 
Var (y(t, 1J) - 1U a f h l(t — ti)dtl
at,	 ar,
:Assume that the characteristic function satisfies the 	 - — 11)k lkt — t i).	 ( 46)
partial (Aerential equation	 Rewriting (45),
L.,, #. +	 J x(q, f/Y„ Ai) - 0	 (41)
dJ,
where LY ,.,, denotes an operator which is a function of
y„ t,. Operating upon the conditional density function
given by the inverse Fourier transformation of the
characteristic function, with JL,,,,,,+a/at J, yields
a '1	 • -	 a
C 1•Y,,., t 8f i, f(Y, 1/y" t.)	 1
I
1r	 1 	 + ar
	
X (t7, t/Y., t.)e'"`Jy	 (42)
or
a
C Lv	 + air f(y, t/Yl ► 	 — 0.	 (43)
Thus the conditional probability density function satis-
tles the s.une partial differential equation as the char-
acteristic function. More specifically. if the probability
density function is given by (39), then
	
X (9 ► t/Yi, t i) = t/ivY,".u,r.)-iv'v. ► Yrr.,.))	 (44)
I .eking the partial derivative of the characteristic func-
tion with respect to both t, and y, and the second-order
partial derivative with respect to y„ one obtains
ax	 m'(t, t.) aX	 1 var' y(t, t i) c1l
at. — YI M(1, t i) ayr + 2	 m'(t, t i )	 avi!	 (45)
where the prime denotes differentiation with respect to
r,. This same partial differential equation is also satisfied
by the conditional probability density function. Equa-
tion (45) can be put into a more convenient fora) by ex-
aXm'(r, r,) ax	 DA'(r, 0 a 1 X_ 	 (47)
at,	 y' M U, tJ ay,	 +s'( t , ti) aYi'
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Correlation Method for Computing Sensitivity
Fund i0iis on a High-Speed Iterative
Analog Computer 
N70  -11853
EMMETT P. O'GRADY
r
Abstract—During successive high-speed iterative-analog-com-
puter runs, the parameters a,, a • , a,., of a simulated dynamical
system are perturbed by mutually orthogonai binary sequences of
perturbations Aa, = + Aa. Each parameter perturbation remains con-
stant during a full 1-ms analog-computer run. Simple correlation of
the perturbed solution-sample sequences x(tk)+Ax(l,) with each
parameter-perturbation sequence simultaneously produces approxi-
mations AX(tk) /Da, to all the system sensitivity coefficients 3x(t) laa,
as the sampling time tk is automati c ally stepped. Note that corre-
lation with binary variables requires no multipliers. The new tech-
nique is compared to the conventional method requiring separate
sensitivity-equation setups for each sensitivity coefficient, and a
simple e xample is presented.
Index Terms—Analog computer, correlation, generation of grad..
ient components, iterative differential analyzer, parameter perturb-
ation, sensitivity function.
INTRODUCTION
T
I I IS PAPER describes a new correlation method
for simultaneously generating all the sensitivity
coefficients of a dynamic system with a fast itera-
tive differential analyzer with patched digital logic,
digital control c,f integrators, and automatically delayed
read-c it sam pling pulses (ASTRAC n). 1,2 Only a single
n)emory pair, and for each parameter, a pair of switches
and their digital control signals, and an RC filter circuit
are needed to simultaneously generate all the sensitivity
coefficients; this can represent a considerable saving in
hardware %% lien compared to the conventional method
requiring a separate computer setup for solving the
sensitivity equation."
The paper briefly reviews the definitions of sensitivity
coefficients and equations and presents an example of
the conventional method for solving the sensitivity
problem. The correlation method is described, and a
detailed analysis of a simple problem is given. Test re-
sults are presented and compared with those obtained
by the classical method.
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SENSITIVITY FUNCTIONS
Given an nth-order differential equation
	
x(w) 
_ !'(x( R-11. . . . . i, x, 1;	 at, . . . , a
.)	 (1)
containing m parameters lit, a ll, • • • , a "„ the sensitivity
coefficient corresponding to the parameter a, is defined by
the equation
ax(t)
	 (2)
aa,
"faking the partial derivative of (1) with respect to a,
leads to a new differential equation, the sensitivity equa-
tion for the parameter a,:
aF
	
Si (w) = - .	 (3)
aar
In general, the sensitivity equation is a linear differential
equation with variable coefficients and has the same
order as the original equation (1); (3) includes forcing
terms involving the problem variable x(t) and its de-
rivatives. Knowledge of these sensitivity coefficients is
especially valuable in studies of system-parameter toler-
ances, computer error., random disturbances, and
parameter optimization.'
One method for obtaining the sensitivity coefficients
is to solve (1) and (3) simultaneously on an analog com-
puter, thus producing the forcing terms for (3) from the
solution of (1). For example, consider the damped linear
oscillator described by
	
x + iri + kx = 0; i(0) = 0, x(0) = xo.	 (4)
The sensitivity equations for r and k are
	
s, +- rS, + ks, = — i; S,(0) = s,(0) = 0	 (5)
	
sk + r3k + kSk = — x; 1k(0) — Sk (0) = 0.	 (6)
An analog computer setup for solving (4), (5), and (6)
is discussed later.
One shortcoming of this method is that the solution
of each sensitivity equation generally requires almost as
much hardware as the solution of the system equation;
for even a low-order nonlinear system the necessary
complement of multipliets and function generators can
render solution impractical. For instance, nine ..^ulti-
pliers were used by Tomovic" to solve for a single
sensitivity coefficient of the relatively simple, second-
order van der Pol equation.
TIIE CORRELATION METHOD
The new correlation method simultaneously generates
all the sensitivity coefficients by cross-correlating se-
quences of small parameter perturbations and the re-
sulting sequence of perturbed solutions. Equation (1) is
patched for solution on all analog computer.
Uuring each computer run, a small positive or negative
perturbation, f Da, is given to each parameter. Pertur-
bations during succeeding rttns are chosen so that the
perturbation sequence of each parameter is unbiased,
and the perturbation sequences of different parameters
are uncorrelated; i.e., in it sequence of N computer runs,
parameter-perturbation sequences satisfy the relations
(7) and (8):
A
	sgn (Aa,)t
 = 0; i = 1, 2,	 rrr	 (7)
r_t
n
sgn (,%ar)t-sgn (Aa,)t = 0;
t- t
	
j,	
i= 1 p 2,	 ,m)
	
 — 1 , 2 , ... , m.
	 (8)
During every computer run, at time tk after its start,
the solution is sampled and held by a memory pair. For
each parameter, the held value is then multiplied,by the
sign of the parameter's perturbation, producing, typi-
cally, sequences of positive and negative values; note
that sign-multiplication is accomplished %%ith a switch,
and no real multiplier is needed. These sequences are
averaged in simple RC filter circuits. If perturbations
are small, the average values of the filter outputs ap-
proximate the sensitivity coefficients at time tk The
solution is scanned by increasing tk by a small fraction
of the computer run after every N runs, so that the
complete sensitivity functions are of tined.
AN EXAMPLE
As an example of the correlation method, the setup
for obtaining the sensitivity coefficient for r in (4) is
shown in Fig. 1. Since only one parameter is considered,
the perturbation sequence can be a square wave alter-
nating between +Ar and —Ar during successive com-
puter runs; this sequence is produced by the circuit of
Fig. 1(a) in which the switched input to integrator (18)
is +:t(Ar) or respectively, during alternate
computer runs. Integrators (28) and (38) form a
memory pair whose output is alternately x(tk; r+Ar)
or x(tk; r—Or). The direct and switched inputs to the
filter (13) forth a sign multiplier, producing the effective
filter input x(1 k ; r+Ar) or —x(t k ; r—Or) during alternate
computer runs, as shown in Fig. 1(d). Note that the
half-cycles of the effective input do not coincide with the
computer run, since switching occurs at t k ; but their
«— simuloted system _.	 «_	 correlator
with parameter perturbation
4f.
t	 track /hold
(a)
(b)
A
(c)
6r
x(t',; r°d°	 -- ---	 --	 --
effective ------	 -------	 "---
filter	 ---	 -- ---	 -- ---	 -	 --- --
nput
filter 1--	 -	 ---
out put
(d)
Fig. 1. (a) Repetitive computer setup for obtaining Ax/ar for
damped oscillator, (b) digital circuits forggenerating switch control
signals, (c) digital control signals, and (d) typical analog signals.
The do filter gain in (a) is (I/ar). An integrator is in its COMPUTE
(HOLD) mode when its control signal is a logical zEtto and is in its
RESET (TRACK) mode when Its control signal is a logical ONE.
Switches change states when the control signals Ut and Lr, change
states. The signal Rr in (b) is a logical zERo during the initial reset
period, it is applied to the do reset inputs to estabhsh the Hip-
Hops' initial states. The signal S, is a sample pulse that steps
ahead (1/1000) run every N runs, so that Ax/ar is computed as a
function of time. Set and reset outputs are fed ba-k to the input
level control gates so that the outputs change s •.ate:, on each posi-
tive-going transition of the trigger input.
r	 1
duration T, is the same as that of the computer rust
period for this perturbation sequence.
The effective filter input can be expressed in terms of
the perturbed solution Ox,, or as a Taylor series in Or:
x(Ik ; IF -b Ar) = -'%7 (I,; r) -f- (.fiX_) Jr
 Or
x(tk ; r) + 
c3
a
x 
Ar + . - .
►
Ox
-x(tk; r - Or) _ - x(Ik ; r) -}	 -Or
Or
ax
-x(Ik ; r) + -- Jr +	 (9)Car
If Ar is small enough so that higher order ternis in the
Taylor series can be neglected, we have
stage filter the fluctuation can he practically eliminated
by using a sufficiently long time con.,tant.
3) The filter time constants are chosen to reduce the
output fluctuation below some specified maximum. N is
chosen to insure that the filter output can follow a stair-
case function, 0x(1,)/Or, which steps every N computer
runs. The time required to generate the complete sensi-
tivity function is directly proportional to N.
4) The sensitivity functions for a number of parame-
ters call generated simultaneously by using unbiased
and uncorrelated perturbation sequences. One method
for obtaining m unbiased and uncorrelated sequences is
to drive an m-stage binary counter with the RESET signal
and use the outputs of successive stages as sequences.
Stich sequences are 2 0, computer rums in length, so that
N must be a multiple of 2- if the sequences are to he
unbiased.
Ax	 c3x (10)
Ar	 ar
The effective filter input is the superposition of a square
wave of amplitude x(1k ; r), and a do signal (Ax /Ar)Ar.
For a filter with do gain of (I/Or) and sufficiently short
time constant, the do term produces the sensitivity co-
efficient Ox/Or at the filter output. The square wave
produces only an undesired fluctuation, with zero aver-
aE;e. Assuming that the filter time constant r is suf-
ficiently long, the fluctuation is, approximately, a tri-
angle wave with peak-to-peak amplitude
x(t,; r) - Tr
2r - Or
A second cascade filter with unity gain and time con-
stant r reduces peak-to-peak fluctuation to less than
x(1k ; r) • 7','
4r'-Ar
The sensitivity coefficient as a function of time is ob-
tained by stepping 1, ahead by 1/1000 run every N runs.
Assuming an iteration rate of 1000 computer runs per
second, complete sensitivity functions are obtained in
N seconds.
To summarize:
1) The perturbation should be sufficiently small to
make higher order terms in the Taylor series (9) negligi-
ble. In turn, this requires a high do filter gain, propor-
tional to (I/Or), which, unfortunately, amplifies errors
in pot settings, offsets, etc., in the setup.
5) Only a single memory pair, and, for each paraine-
ter, a pair of switches, a filter circuit, a source of pertur-
bations (binary counter), and a scan signal are required
to simultaneously gen,,-rate all the sensitivity coefficients
of a system.
EXPERIMENTS
Tests were performed to determine the accuracy of
the correlation niethod for various perturbation sizes,
fil ter time constants, averaging times, and numbers of
parameters. The system tested was the damped oscil-
lator of (4) for the parameter values r =0.30 s-', k - 1.00
s-z , and x(0) = 6.0 volts. This system was simple enough
to permit simultaneous computer generation of the sen-
sitivity coefficients by the correlation method and by
the conventional method, allowing computer generation
of the difference in the Iwo results. The sensitivity co-
efficients for parameters r (damping) and k (stiffness)
were found. A test setup for obtain ^ v x(t), 8x1ak,
Ax/Ok, and (Ox/Ox) - (ax/ak) is shoes n Fig. 2; re-
sults are shown in Figs. 3 to 6. Specifically, each of
Figs. 3 to 6 displays these curves.
(a) x(t), the solution of (4); actually, this curve dis-
plays the output of amplifier (38) of Fig. 2, and thus
shows discrete sampled values of the four perturbed
solutions, which are practically indistinguishable on the
scale used.
(b) ax/ak, the sensitivity furction, the solution of (6);
actually this curve displays the output of amplifier (33)
of Fig. 2 and thus shows 950 discrete, sampled values of
the function ax; clk, each of duration N ms.
I .^
2) The peak-to-peak amplitude of the output fluc-
tuation is less than 5T,/r •Or for a single-stage filter and
less than 2.5 T,'/r' - Ar for a two-stage filter. With a two-
(c) Ax/Ok, the sensitivity function obtained by the
correlation method.
— - -	 -----
	
-ter;	
-	
._.,. __---- - - -	 - ^-^-•---
K,
is	 V
J
^-- unpertur bed --+	 — two Computer setups for 	 -+
system	 two sens,trvity equations
uj
per turbed system __ track/hold^ — two correlators —
pair
(a)	 (b)
Fig. 2. (a) Repetitive computer setup used in experiment%, a-id (b) digital circuits for generating switch
control signals. All integrators have 5-kil input resistors anc. 0.01-N F feedback capacitors, except those
in the filters; the filters have 5-kit input resistors and 100-kfl and 1.0-µF feedback elements. Unless
otherwise indicated, integrators are under control of the RESET signal. 'this setup corresponds to
Q — 2.5 percent and r — 0.10 second.
t.
Oi.
(d) (Ax/Ok) — (ax/ak), the computer-generated differ-
ence between the curves shown in (b) and (c). Note the
scale change in (d).
It should be noted that part of the fluctuation seen in
curve (d) is due to the display method and is not present
in the function (Ax lAk)—(ax/ak). Its presence is d to
the fact that curve (c) is a continuous representation
of Ax(t)/Ak, while curve (b) is a sampled version of
49x(t)/ak. Close scrutiny of curve (c) reveals the actual
fluctuation present in the output.
In each test, except as noted, both parameters were
perturbed; thus, the results were truly "correlated out."
The iteration rate was 1000 runs per second, and each
compute period was 950 µs. Two-stage filters, each stage
having the same time constant, were used in each test.
Test 1
The purpose of this test was to determine the corre-
lation method's accuracy. For time constants, r=0.01
second, and averaging time, N=100 runs, sensitivity
coefficients Ox/Ok were generated for the three parame-
ter sizes, p = 1.0, 2.5, and 10.0 percent, .%, here p is defined
by the expression
r± Ar=rj1± I00	 (11)
Or and Ok are p percent of the nominal values of r and k
Results ancf Discussion: The results for p = 1.0 percent
and p = 2.5 percent are shown in Figs. 3 and 4, and over-
all results are summarized in Table I. Compari tg curve
(d) in each figure, we observe that Ox/Ok approximates
ax/ak more closely as Ak becomes smaller. For p = 1.0
percent, Ax,'Ok and ax; ak differ at most by less than 300
inV (3 percent of half-scale). For p=2.5  percent, the
difference is less than 500 mV (5 percent of half-scale),
and, for p = 10 percent, the difference is less than 700
mV (7 percent of half-scale).
We would eznect that if ax/ilk had the same value at
times t t and 1 1 , the difference, (Ox/ Ok) — (ax clk), would
be about the same at t i and ts. The results, however,
show that, for a given value of ax/ak, the difference be-
comes larger for small values of x. This is the result of
an offset voltage in the sign-multiplier switch. The
switch offset depends on x and cannot be entirely elimi-
nated, though it can be calibrated out for a given value
of x (in these tests it is zero for x = 5.5 volts). Other types
of switch would have different characteristics.
Test 2
The purpose of this test was to determine how the
averaging time, N, affects accuracy for a given time
constant. Sensitivity coefficients were generated for
averaging times, N= 24, 100, 400, and 1000 runs for each
of the time constants, r = 0.01, 0.10, and 1.00 sc . ond.
The perturbation size was p = 2.5 percent.
Results and Discussion: The results for the cases
rI	 ^
/	 {! 	 \
- low	 is 3
I`
f
ilk /
	" 	 ak
AX	 AX
is	 1	 I
At-
Ak
 
wi 1411	 4944
r Lo r.	 ..1.
t
^x ax
^d)
Ok ak
i • ig. J. Results of Test 1 corresponding to parameter k; r-0.01
second, N — 100 runs, p — 1.0 percent, 1.0 min/s.
r=0.01 s, N=400 runs, and r=0.10 s, N=400 runs for
parame t er r are shown in Figs. 5 and 6. The overall re-
sults for parameter r are summarized in Table I1, which
gives the maximum difference (Ox/Or) — (ax/ar) ob-
tained in each case.
As expected, for r = 1.0 second the differences were
large because the averaging time was less than or equal
to the time constant in each case. With r=0.1 second,
the values N= 100, 400, and 1000 runs correspond to
averaging times of 1, 4, and 10 time constants respec-
tively; the results indicate that an averaging time of
4 time constants is sufficient to obtain maximum accu-
racy. With r = 0.01 second, the values N = 24, 100, 400,
and 1000 correspond to averaging times of 2.4, 10, 40,
and 100 time constants. The results indicate that an
averaging time of 2.4 time constants is not quite suffi-
cient to obtain maximum accuracy. To summarize, the
results agree with those which x^ _)uld be predicted from
an analysis of the one - parameter example; namely, that
r
Ox ox	 —
d} 
Ak ak
Fig. 4	 Results of Test 1 corresponding to parameter k; r-0.01
second, N= 100 runs, p-2.5 percent, 1.0 nun/s.
the averaging time should be greater than about four
filter time constants.
It was also predicted that the fluctuations in Ax/Ak
would be larger for r=0.01  than for r=0.10  second.
This result is apparent in comparing curves (c) and (d)
in Figs. 5 and 6. Note that the difference curves are
basically the same, but there is more fluctuation for
r=0.01. ]'his accounts for the 100-niV difference ; tt the
values for r=0.01 and 0.10 second in columns three and
four in Table I1.
Test 3
The purpose of this test was to determine whether the
number of parameters affected the accuracy of the
method. For r = 0.01 second, N =100 runs, and p = 2.5
percent, the sensitivity coefficient Ax/Ak was obtained
-,%-hile r was also being perturbed, and then with no
perturbation in r.
Results and Discussion: "The results were practically
_ 	 1	 l
A , x(4
Jx,...At
	 (b) ak
ok
r /Or t
I
(a) X(t	 I
-.ld V. .
-KMK	 ^
(c) Ax
_1k
(d) Ax - ax
Ai ak
AX
Ak
(d) Ax - ax
Ak ak
r'ig. S. Results of "test 2 corresponding to parameter r; p-2.5	 Fig. 6. Results of lest 2 correspomliug to parameter r; p- 2.5
percent, r=0,01 second N-400 runs, 0.25 mm/s. 	 percent, r-0.10 second, N-400 runs, 0.25 mm/s.
TABLE 11
TABLE I
111Ax (Ax /Ak)- (ox /ak) IN VOLTS FOR r-0.01 SECOND,
N- 100 RUNS, AND p- 1.0, 2.5, AND 10.0 PERCENT.
P
	
1.0%	 2.5 % 	 10.0%
	
0.30	 0.50	 0.70
identical in each case, indica ting that, for this pertur-
hation size, results obtained for one parameter were un-
affected by simultaneous perturbation of another
parameter.
Summary of Results
The results show that for small perturbations the cor-
relation method generates a sensitivity function Ox/Da
which closely approximates 43x/8a. The difference be-
tween these two functions is not an error; rather, it
demonstrates that the two methods do not produce
MAX (Ax/Ar)(-)(ax/ar) IN VOLTS FOR r -0.01, 0.10, AND
1.00 SECONDS AND N-24, 100, 400, 1000 RUNS.
N
24	 1(10 400 I(M
0.4 0.40.01 0.5 0.4
0.10 1.5 0.7 0.5 0.5
1.00 8.0 3.0 1.3 1.0
exactly the same results. The function c)x/aa measures
the variation of x for an infinitesimal variation in a.
while Ox/Da measures the effect of a small but finite,
known variation in a. It might well be argued that
Ox/Aa is of more practical interest than ox/cla. There is
a small error in dx/Da due to the nonlinear offset of
the switch in the sign multiplier. While the offset itself
is small, it is amplified by the do gain of the filter and
can apparently cause as much as 200-mV error (2 per-
cent of half-scale) in the result. An improved switch
should reduce this error.
Ir
CONCIA sty -\
I lie correlation method provides a means for simul-
taneously generating the sensitivity coefficients of a
simulated system with acceptable accuracy. Ax 'Aa is a
true measure of the sensitivity of the system to a
parameter perturbation of it given size; if parameter
tolerances are given, the ratio Ax Aa provides the exact
information sought. Perhaps more significant is the fact
that the method provides it for obtaining the
sensitivity coefficients c .` a complex system without re-
quiring a double, triple, or even greater complement of
nonlinear equipment. The hardware saving is bought
at the expense of longer computing time. However, with
modern high-speed computers, all the sensitivity co-
efficients can still be obtained rapidly using only one
computer setup.
ADDITIONAL. POSSI141I.ITIES
The present study has suggested two interesting
possibilities,
1) The perturbed-solution sequences contain infor-
mation on the combined effects of two or more parameter
perturbations as well as of single-parameter jwrturba-
tions. Simple additional digital logic could produce
multiple correlation coefficients.
1) Important applications require parameter combi-
nations minimizing a functional F[x(t); a t , a,, - - - , a.,],
such as F= rorx, (t)dt. The correlation method offers a
particularly simple technique for simultaneous generation
of approximate gradient components AF Aa, to be used in
steepest descent opthmiwtion.
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State - Space Methods for Designing Digital Simulations
of Continuous Fixed Linear Systems
J. V, 11 Al I , Mt vnu a, IRKk
Abstract—Four somewhat different methods are presented.
Method 1 is an interpolative method, suitable for many all-digital
simulations. Method 11 is an extrapolative me(hod, suitable fur
hybrid analog-digital simulations and cases involving closed-loop
systems with nonlinearities.
Method I calculates values of the output vector y and state vector
y at t - nT, using values of the input vector, x, at times f - n  and
on 1)T. Method 11 is quite similar, except that the calculations use
, alues of the input at t - (n 1) T and (n - 2)T, so that there samples
may be received from an external signal source (e.g., an A D con-
verter) and used to calculate output samples at I nT. Both methods
use straight-line approximations for the input signals between sam-
ple instants. Method I uses dos=d linear interpolation analogous to
a nonrealizr.ble first -order hold. Method II uses open linear ex 1 rapr-
olation anafogot.s to a realizable first-order hol(i. Methods 111 and
IV are preferable for simulating systems with step (discontinuous)
inputs.
Index Terms—Continuous systems simulation, digital simula-
tion, hybrid computation, state -variable programming.
I. BACKGROUND
As the emphasis oil 	 siniukitiun increases, there has Rent) in-
creasing interest in methods for designing digital (discrete-time) ap-
-ruximations to continuous systems. Of course, the approximation of
fferential equations by difference equations is a% old as numerical
nalysis itself In recent years, s-transform methticls have been used
to design discrete-time nt(xlela of continuous systems [31, [61, 171;
this approach provides the p,rograinnter with many of the useful
viewpoints and analytical techniques that have evolved from the
ise of s-transforms for control system analysis, and thus provides a
, stent description amenable to analysis techr • iques familiar to many
)-stents engineers. 121. More recently, the revival of state-space
meth(As of system representation has provided a time -domain
representation of systems that is considerably more powerful and
flxexible for stability analysis, optimization, and general studies of
mixed (continuous and discrete-time) systems.
The principal goals of this paper are to present a general state-
space-oriented method for designing digital simulations of fixed
(time-iuvariaut) linear systems and then to present the correspond-
ing z -domain equations for the systent which still preserve the state
variables as entities and permit convenient introduction of initial
conditions. The resulting systent approximations are analogous to
the single-input single-output t-transform trantfer function obtained
via the methods of reference [31 (see also Ragazzini and Franklin 161,
ch. 11, and Jury [71, Sections 7.1 and 7.2). In addition, the state-
space approach offers some additional features.
1) Dlultiple-input/multiple-out; ,ut systems may be simulatted
with a compact progra- i.
2) Inte•nai system (state) variables-4 interest may be retained
as physical problem variables for observation, and for use in calculat-
ing measures of system performance.
.S) General initial conditions are easily introduced into the pro-
gram at any time. thus permitting ret'efinition of system state at
switching points, etc.
Hopefully, the last two features will permit all 	 of the
work detailed here to include systems with piece-wi , - linear approx;-
Manuscript received Novemtxr 23. 1 966, revised February 22, 1967.
The .uthor is with the Dept. Flec. Engrg., University of Arizona, Tucson, Ariz
nlations to t,)stem nunlineuritie, with the eventual gtsal 14 unpruvulO
the real-time digital ailltulatl(Ill of ttlalt) itti1xirtant nun-lille:al %) %tent,
(e.g. in aero-sii;are simulations similar to thew- desoc •riberl in the
references 131 131.
'rhe Apitendix relate, the work in the Itttuy elf thi4 paper to the ap-
proximation methods of reference 3, which apply to single-input
/single-output system% with zero initial ctnditions.
11. GUNIttAI. SYSTF.M 14.9 all•flom
Given it fixed linear contitiuOlts-tittle causal system [I,:
a(r) — AQ t t) -i Bx(r)	 ;l)
Y(') CO) i W6	 (2)
v, here
y(1) is an mXl output-1 rtor time function,
z(1) is an of X 1 input• vector tittle function,
q(1) is a k X 1 state-vector tune function,
A is a kXk constant matrix (assumed nonsingular),
B it a kXn constant matrix,
C is ,a m Xk constant matrix,
D is a m X  constant matrix.
Thus we adinit ft input signals, M evtput s.dnals, and a system un-
antbiguous:y representable by a suitably chosen k-dimensional state
vector; the general structure is illustrated in Fig. I.
Fig. 1. GenetA structure of a fixed continuous-lime linear system.
Ill. DisCi'ErF.-TIMP A"I'lo XIMATION
We know (Schwarz and Friedland (11, p. 116) that
I
q (r ) - eAaq(0+) + J sA ( r-a )8x(,1)dX.	 (3)
o♦
Therefore, at discrete times t-n7•,
a+ur
q.+t - q(xT } T) - eA(.+ t)Tq(0+) +
J
9A j(%+ur-X,Bx(h)dX (4)
a
or
T
q%+i - eAr^	 JeA.rq(o+) +	  1 (.r-a )BX(a)dA J
0
(.+ur
+	 aAj(%+uT )'1Bz(X)da.
.T
Since the terns in the square brackets - q(nT)-q., we have
(s+ t),
q.,t - eArq.+
J	
sAl(.+))r-alBz(a)dX.
	 (5)
wT
Equation (5) is exact, provided we could evaluate the integral
exactly; h•,avever, in a digital simulation, we must estimate its value,
based on a knowledge of x at discrete sample times.
r	
'1
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sIV. Mstmx) I (I %iirarul AMK)
Supp„.w that at f- (is +1)7' we knov x, and xa,,; them we call
represent x(f) by a linear-wUn,rnt appre,xunation in 'his inlerval
*T<85(*+1)T; that is,
4 :601 7 so ft 	 is P;	 rT < f 5 (r + 1)T. (6)
I hrn,ugh similar m.u,ipulatums to those im.-kc4l m der—lig t 11,, we
obtain
J►et hod U (Lxhu pokl aw ,
q.,, - rArq. t K,B( law - a. ,) - K,B x, I, a._r	 , I
and
Iheii with f - (r+l)T—r; ill --dr, r—(a+1)T —f Y. - Cq. + Dl1a. , - a. tl	 (10)
+641 - a”	 Herr K, and K, Ire again found by 01 i F.o uatlone 031 and (IQ) are
similar to (12) and , i	 -!it that in the extrapolativt cast we pre.
Then frorn (3)	 diet a..,'s'2x. -a.., awl wr .der, ct ti mate the slop- by
q.0r - eArq. + J
w here
-
 f
a.,,f
eAli.Our aI&Wda
.r
r
f r A `Ba[(r + I)T — r^/u	 (8)
which is %till an exact expression for J; now we substitute (7) to ob-
tain an interpoluhtir estime't for J:
of
(so 4,
1
1 —, 2.)
r
K, - f e A "Ju - A- t [eAr - I[	 0la)
0
1
K, - J uz A"du - (A-r ',t [I - (I - AT)eAr 	 01b)
I - the Al X Al identity matriot
I hus we od,tain
:fetkod 1 (lnterpololioe):
!t.!_ _so n, !s_ R. ,
T	 T
VI. THE D MATRIX
One is tempted to assume the D matrix ill iero Whenever
an element d„ is nonzero this implies, that the pule-sera excess (I'7.E)
of s erne element of the transfer function matrix is zero (order „< the
denominator equals ruder of the numerator), indicating that the-
system step response has A nonzero initial value This would not l,e
possible in real-world systems; hooNever, the mathematical model d
a system ((I) and (2)) may neglect certain high-frequency effects,
and may therefore have a nonzero D matrix. ('are must be taken in
the design of the simulation to insure that the resulting step response
is realistic in this case.
VII. STEP INPUTS
If discontinuities or rap id changes in (sortie elements of) a are
anticipated, then the straight-line approximations used for x(t) will
not yield accurate step responses. This is especially true in Method
11, and even more so if D has nonzero elements associated with the
discontinuous inputs. lit 11, the step response will have the
100 percent overshoot characteristic of extrapolative first -order hold
circuits. In this case, one should consider using a difTerei.t approxi-
matior. fi . - x(f), or at least those components of a(t) that are normally
disco;;linuo us in nature (bang-bang or on-off cuntr inputs). Typi-
cally one might approximate veep-type inputs as
s(1) ^—' x(n7 ) - x.	 (r - 1)T < 1 < n7'	 (17)
in a manner analogous to Method 1, or
:(1)^ :((n - 1)T) - a.- 1
	(n - or < f < nT	 (18)
w here
and
xw+l — :"q.+t - eArq (n) + K,Bx.,, -( 12)
 -
	 ( 	 in an extrapolative method analogous to Method 11,
If we do this we find that the discrete-tine equations for step-
and	 type inputs become:
Y. — Cq. + Dx.•
	 (13)
E(piatio ns (11) and ( 13) aceexact for inputs consisting of straight-
line segments betweco calculation instants (sample times); in par-
ticular, the noernal modes of response of the autonomous system(x-0) are simulated exactly (i.e.. system characteristic routs or
eigenvalues are exactly located), and no further correction or adjust-
ment of Icop gains is required, as is the case in the methods described
toy I f urt [4) and Fowler [5]. Further, by proper choice of the corn-
ponents q, of the state vector, we may calculate equally exact values
of internal system variables of interest. The "first-order hold"
method described in Section 1.2.3 of reverence [3 [ yield% the same ini-
pleinentation for the single-input/single-output case.
V. METHOD If (CXTRAPOI.ATIVH)
Isere we assume that we know only x. and x ._, at the time we are
to estimate q. and y.; hence we represent x(f) in the same interval
nT<t<(n+1)7' by linear extrapolation, viz.,
ttw — xw-1
Method 111a (Closed Computat" or Interpolotion, Step Inputs',:
q6+r - rArq. + K,Bx.,,	 (19)
y. - Cq. + Die 	(20)
where K, is defined in (1Ia).
Method 1116: If we must predict q.,, from values of x., then we
have an open or extrapolative calculation, which for step inputs
yields
q.., - eArg. + K,Bx "	(21)
y. — Cq. + D:6-1•	 (22)
A fourth method, involving the use of predicted steps could also be
utilized, and would perhaps he of value in all-digital simulations
(interpolative or closed calculation). here we would more accurately
treat step inputs by adding a (unrealizable) prediction of T12, i.e.,
we assume
x(1)
	
x. -I	 (r - 1)T < f < (P 4- 112)T
x(1) ^ X.	 (x + 112)T < t < nT.	 (23)
rI hen the time (1,-main equations becortte
.1lrthod / 1' (ATtnlrfJ step):
(' Fit	 ('r
	
eArq. + J	 tA -Bs,did , J sA•Bs.,tJr
r/s
	
- rAro. + K,Bx, f KsBa..1
	
(24)
Y. - Cq. + Ds.	 (13)
K, -
	 ns f A
'Jt. K, - J r CA -dw.	 (23)r,s
I ndeed, Method W could be used when the input is comlp o" of part
otinuouts and part disctn tinwxis elements w ith reasonable ac.
,, y, sued might prove to be the best general method for this rea win.
, hod 1% corre,ponds to the average step method discussed in
reference 131, where we simulate the system preceded by hold circuits
with transfer function er,oH,(;,
VI I1. GFNFtAI. STaucTutu cw DwiTAl Vid,NitAMS
All of the above methods involve evaluating the matrices eAl,
KI, and K, from the gi%en A matrix .old the time step 1'. Note that
if we define
A - eAr	 (26)
Ne ran write the distrete•time equations for the %arious methods in
the full-ring form:
q.., - Aq. + 0 -s=.-1 + O,a. + DI S.,	 (27)
and
	
(DR.	 Methods I, IIIa, IV
	
Y. - Cqw 
+ IJX2x.-i
DU
-I 	Method 1116(28)
 - x. -s)	 Method It
where the A, S t , Ds, and D_ I matrices are related to the original
continuous-time system matrices by the proper matrix equations of
Table I. Only two of the three D, will be nonzero in any case.
Thus it seems feasible to write a general-PL. pose digital-computer
pn,grammin tp system that would compile the necessary algorithms
for the above methods automatically. The program-
Wring ttepa would be as follows.
TABLE 1
♦ TIONS FOR CALC
gq
ULATINO CONSTANTS OF ( 27)-
0..1 -.iq.{' V-1sw-1 +DY.+D Iaw.1
Method __
_	 ^^^	
a Qr
i.	 Int-p oijitive.Continuous Inputs _TB	 -	 r0 K 1 -- BTt
11. Extrapolative. KtKs -	 - -Continuous Inputs ^--KI	 B	 2K1 -	 B1 0T	 TL	 T
Ilia. Inter.-,Wive. 0 - --	 0	 --KillStep Inputs
Illb. Extrapolative, 0	 KIB 0
Step Inputs ----
N. Predicted Step
--	 _,--------
0	 KeB
_ .--
K.B
Approximation.
Continuous or
Step Inputs
r
A -fAr; K, - ^• fA -J. -A - , (fAT _ll;
s
^• r
Kr - J rat.dw-(A-1)sl/-(I-AT)sATI;
r;,
Ke-	 fAr1r1-A 1(fArh-70
Ke - J('	 f Ar,/. -(A -1)(eAr-`Ar/t1
T
r
/t
- Output vector is found from (29)
1) Specify the dunensionA51 of y, s. and q
2) Specify the A. B. C. and D matrices of the system
3) Six-cify the desired method (e%trapN,lAtive, interpr,! hive, con.
tinuous or step inputs)
I he IN•igratn would their 	 the A matrix and olrterntine the
tigenvalues, which then cuultl be printed out to serve a. a guide to the
section of the iteration time T.
4) After spec ifying T. the program would calculate the approlpri•
ate matrices (Table 1) and ro ipile the rwll-ired %innttation
(27) and (28).
IX. L- 1)l1MAIN TaANSFFt FIINCIW l,% (I ), (21
I he discrete-time matrix apwtions that are ,Anained by thr
methods of (27) mid (18) may be it" to derive %-domain transfer
function matric" H(t); the following development uses Method I a,
an examt.le. 1 at-l-- I I sl11nn1Aricea the transfer-function matrices for
the four method,.
Method 1,
We can i %press (12) and (13) In the form 
t
	
q..1 - Aq. + O,x.N 1 + O„x.	 (^)
and
	
Y. - Cq. + DR.	 (30)
where, front Table I
K	
-C	 T'JA - eAr, fs - 
,D	
OI	 Kt -	 B
then t.lking the s- transform, we have
	
zQ(s) - sq(0+) - AQ(s) + (so t + Ds)r(s)	 (31)
and
Y(s) - CQ(s) + DEIS)	 (32)
we can manipulate (31):
zG(s) - AO(s) - w(0+) + W i + ;-)sr(s)
o r
	
O(s) - (sl - A)- I (q(o+) + (zo, + ;@)x(s)1
	
(33)
and thus
Y(s) - C(sl - A)- Isq(o+) + (C(sl - A)- I (s;. + D.) + D)X(s). (34)
From (34) we may write the fran3ftr fanitiun mutrlx
H(s) - C(zl - A) (s ;j + Do) + D.	 (35)
Note
1(J - A)- t - — ; s - transform of (A-)'
It
and also that
A - eAr IA A.
If we calculate the poles of the digital computer transfer function
by finding the roots si of
det (sl - A ) - 0	 (36)
ABLE 11
----	 -TRA-,woRY 'l —A.` 1WXR I UNCTION MATaicn*	 —
Method	 H(s)
I	 C(sl -A) -1(s31 + Ds) +D
II	 C(sI -A)-1%Ds +s ID_J+D(2s-1-s-,)
Ilia 	 sC(sl - A) -1 KI B +D
I l lb	 C(sl -A) —I K1 B+s-tD
IV ----- C(si -A)- 1(sD1 +Ds)+D
s A- fAr. Kr. 5-1. D.. 51 are found from Table I.
s
ss^e^
	 ^^e^	 tits►
r	 1
1 ►
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we find they correspond to the desired poles of the continu,,us-tirne
system at s -it by the relationship
ss	 T 
In s.;	 to a root of (36).
It is again emphasized that these routs are located precisely, the only
truncation errors involved in the expression for llw are due to the
discrete-time r; ,proxinlation for x(t). 'thus in the absence of an input
forcing function (a o :tononi ous case) the transient response of the
original continuous - time .t tem will be calculated exactly at the
sample points.
X. SYSTFMS WITH NONIANFARITIF.S
Note that if internal nonlinearities in a system are modelled by
piecewise-linear approximations, we can simulate iuch systems by an
extension of the methods described , bove. In this situation, one must
continuously monitor the input variables to thew nonlinearities, and
change the values of tote mac' es A 5„ C and D in (281 and (29)
accordingly. This requires a thorough analysis of the system prior to
simulation.
For example , if there are N system nonlinearities, each repre-
sented• by Al i straight-line •egments 0-1, , N) then ir. general,
the program may have to select one of
MrA
r.I
different representations, depending upon the values of the variables
dri ,.in3 the nonlinearities. For systems with many nonlinearities, this
may require it fair amount of machine in.tnory, but simulation speed
need not be severely penalized, if appropriate branching techniques
are used, along with a common table for storage of pertinent state
variable:,.
XI. AREAS FOR FURTHER STUDY
One of the most useful areas of application of the methods de-
scribed above should be in the area of aerospace simulations involving
modeling of autopilots, attitude control systems, etc. I o be of signifi-
cant value, the methods must be extended to permit inclusion of
nonlinearities. tT%ing the general approach described in Section X,
it should be possible to develop a flexible interpretive program to
assist in the analysis of the system under study. It is hoped that the
end result would be a general technique for simulating dynamic Sys-
tems with piecewiw-linear nonlinearities and both continuous-time
and discrete-time system elements.
APPENDIX
RE LATIONSHIP TO PREVIOUS METHODS FOR
SINGLE-INPUT/SINGLE-OUTPUT CASF.
Each of the methods is equivalent to program designing methods
described in reference (3] for the single-input/single-output case
where internal state variables are of no interest. If we are given the
continuous-time system transfer function
Y(r)
X(s) - G(s) - Ire place transform transfer function
then we find the s-transform of the transfer function obtained by
preceding G(s) by an appropriate "hold" network. The proper hold
network corresponding to each of the methods in the body of the
paper are as follows.
Method I: Unrealisable Fist-Order Hold (Continuous Input Approx-
imat ion)
Here we precede G(s) by
er _ tI/I NPR (J) - Tear
	s	 (37)
which is the continuous-time transfer function of the physically un-
realizable iueai first-order hold. A straightforward w;iy of using the
method is to find
Z[t r[Gos)JJ	 (38)
-Z-transform of the continuous-time ramp re►poxmse of G(s) and
then multiply by (s-1) s /Ts; i.e., approximate G(s) by
'GI(s)" -	 Ts1)s- Z [1' ' [ G(,)
Note that Tr /(s - I) $ is the sve:osforiu of a ramp. What we are effec-
tively doing is finding the s-tran +form of the output of the continuous
system if the input were a continuous ramp, and the dividing by the
r-transform of a ramp.
Ifetbod Il: Realizable Ftrst-Order Hold
Method 1 is based upon availability of x(n) at the time we are
CalCUlattrlg ytnl; if instead we have only x(n -1), x(n -2), etc., but
riot x(n), we use the physically realizable first-order hold
(Or -1) t 0+T.)ll, rR(s) - R
	
T	 (40)i
and find the overall approximation
Grits) - (s $IT - Z [.C- t [
(1 
+ i s)G(s)JJ	 W)
Afethods Illa and b: Input .Step Approximatton
If we precede G(s) by a zero-order hold, we obtair. a well-1whaved
simulation of the system with step inputs. If vahtes of xta) are avail-
able for caitulating y(n), we may use a one step prediction of x(n)
corresponding to Mr(F A I l la. If only x(n - 1) is availabl e , the
resulting discrete-time equations may be found by merely preceding
G(J) by the usual zero-order hold, thus we have
Method Illa (Advanced Step)
Ilere we precede G(J) by
_
er (1 Or)- e r llo(s) ,- or 1	 (42)
l	 J
and find the discrete-time transfer function as
Gni.(s) - ( s - 1)Z[L'-1 G(s)l	 (43)
J J
Method Illb (Delayed Step)
Here we precede G(s) by a realizable zero-order hold, and obtain
Gtus(s) - 0 - s-t)Z[2 -1 G(J)J - s - WITI.(s).	 (44)
Method IV (Averaged Step)
A general method for approximating both step and continuous
inputs uses a zero-order hold preceded by a prediction of T12. To do
this we find the s-transform of
erts(I - rer•) G(s) - eiT11Hs(s)G(s).
	
(45)
J
Perhaps the best procedure for doing this is to use the moditied I.
transform (Ruo (2 ]' defined as follows:
E.,(x(t)) - S -1*0 + m711 - r '	 c(n + m)r-"; 0 < m < 1 (46)0
In terms of modified transforms (which permit us to treat the half-
step prediction) it may be shown that (45) becomes
Grv(s) - r ]Evs(kW) - E-vt(h(t))] + A[t - - 2 J
	
(47)
where
h(t) - C-1 [G(sj	 (48)
(b)
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Experiments with Digital Computer Simulations
of Pseudo-Random Noise Generators
R. C. WHITE, JR., STUDENI MEMBER, 1EEB
INTRODUCTION
This note describes experiments performed with digital computer
simulations of shift-register pseudo-random noise generators. A
description of such ijenerators arid their properties can be found in
Korn [ 1 1, and expo: iments with pseudo-random noise are the subject
of Hampton [2].
Samples of sufficiently long maximum-length shift register se-
quences nave many of the properties of true random binary noise.
In particular, different bits separated by less than a period interval
are uncorrelated. It has been suggested that summation over a set of
adjacent bits yields pseudo-binornially distributed sums; sums over
nonoverlapping bits are also uncorrelated. It is the purpose of this
study to investigate how closely the empirical distribution of the
sums approximates that of a true binomial variable, with a view to
using pseudo-binomial sums over a sufficient number of bits to ap-
p..:imate Gaussian samples. The problem is closely related to the
approximation of Gaussian noise by the weighted summation obtained
when the shift-register sequence is passed through an RC low-pass
filter 141.
Experimental frequency distributions of the generator outputs
were found for three different noise geiterators arid these distribu-
tions were compared to the probability distributions which would
result from true-random-noise generators. These experiments were
concerned with the output of the generator itself, not the filtered
output, which io discussed in Howe et al. [4[.
Tim NOISF. GENERATORS AND THE EXPERIMENTS
The single- register pseudo-random noise generator (Fig. 1(a))
consists of a shift register, with the state of each stage represented by
a 0 or a 1. When the register is shifted, the output of the last (Ith)
stage is added modulo-2 to the output of one other (jth) stage, arid
the sum is fed back to the first stage. For these experiments, j was
_nosen so as to yield a maximum - length sequence [I I.
fhe double - register generator (Fig. I(b)) consists of two single-
register generators whose outputs are added modulo-2 to produce
the double-register output.
To begin the experiment, an initial state of the shift register is
set.  This may be any state other than all zeros. The register is shifted,
and for each n shifts the number of I's occurring at the output is
recorded. After z large number of these n-length sequences (samples)
is produced, an experimental frequency distribution of the number
of I's occurring in a sample of n bits is computed as follows:
P(i) a F(i)N- 	 (i - 0, 1, ... ^ n)
Manuscript received October 24, 1966; revised March 6, 1967. This study forms
part of a continuing study of analog -digital cornputer techniques directed by Prof.
G. A. Korn, who suggested this investigation. This pro'ect was supported, in part,
by National Aeronautics and Space Administratior un^er NASA Grant No G 646
and supplements.
The author is with the Dept. Elec. Engrg., University of Arizona, Tucson, Aria.
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Fig. I. Pseudo random noise generators. (a) Single resister grnerator.(b) Double-register genrrator.
where
F(i) -the number of occurrences of r 1's in a sample of n bit,
N-the total wander of samples of n bits.
p(i)-the statistical relative frequency of occurrence of i l's in
a sample of n bits.
If the output of the generator were true-random noise, the proba•
bility of occurrence of i I's in a sequence of n bits would be giver. by
the binomial probability:
( l (2-Yb(I) _ <i/  	 (i - 0, 1, ... n)
The experimental distribution is compared to a binomial distribution
by computing a )(' statistic defined by
IF(i) - Nb(i) It
C ^ ` NW)
The specifications for the experiments with three different se-
quence generators are shown in this table.
Single-Register Generators
Register Index of	 Number of Sequence
Lengtb Feedback Stage	 Samples Period
-	 -- ----5--
-- --21100
--- ----
	 '	 —
31
11 2	 2000 2047
Double-Register Generators
Unit 1	 Unit 2	 (Combined)
Register	 Index of	 Register	 Index of	 No. of	 Sequence
Length	 Feedback	 Length	 Feedback	 Samples	 Period
Stage	 Stage
S	 -- 7 -- 6 —	 1	 -- 2000 —	 1933 -
Results
Figures 2-7 show the results of the experiments in the form of the
experimental distribution (denoted by X's) the corresponding bino-
,nial distribution (outlined), arid the value C'of X t. In printing the dis-
tributions, the probabilities and the relative frequencies were trun-
cated to the nearest value of the ordinate. From these results, the
following observations were made.
For the single-register 11-stage generator, the Xt test furnishes no evi-
dence at the 99 percent level of significance against the hypothesis that the
experimental distribution is binomial for sample sizes as large as 11 bits
(the shift-register length) (Fig. 2). This agrees with the theory of
Tausworthe [31, and also with the experimental results of f lowe et al.
[4] arid Roberts et al. [5]. For large sample sizes, the experimental
distribution skews to the right (Fig. 3) awl for still larger sample sizes
the distribution tends to bunch about the mean value (Fig. 4). This latter
effect is due to the fact that the sample size approaches the shift-
1
IEEE TRANSACTION~ ON EI.F:(TRONIC COMPUTERS, JUNE. 1967
'D(1) PM
11 .01 1.090 
.09
.	 !. 12 (.011%l	 I1 •., I1 0.041C n txR	 III	 [	 x
0.10 0.015	 t	 n a	 r n
r 1.19 0.010	 n 	 9t	 n x	 a9 O.ON
	
iul	 1 n 	 t n 	 t n
. r 1.21 0.060	 A nn {t	 %	 1	 n K	 t
G•1e U.OS1	 [ n liRlx	 a	 n n x	 tl
9 1.20
.OSO	 xxtx n xrx	 x	 .	 Kxx	 txO	 x
t L. t4
c.04s	 rttiixRt	 a	 tKtt n lxat1 L.I1 0.040	 xtlitrR[	 n 	 n tit 9x txx
1 .!! 1.27 0.015	 t n RtxtraRJ	 untauuK1.11 ^.tl C.O10	 n txtrxxxxlll	 n x nnn [ u u r n x
u.l0 1.10 0.025	 9tttittt{RK [i n 11K7 u x u x	 n
1.19 a 1.17 atxxxrxx n a n t n 	 9
1.111 n C.I^
0.010	 rt n tixttixiuxt
0.015	 lr n t
OOl0ixixi n Krtxttlii n {
/In1.16 O.00S	 xt	 xKx{tittrttrttrrr n 	 tx n xxxxxx n trxxtxxxxxx	 x
n x L. 14 %% LO	 55	 66	 61.	 55	 6D
` n 1. 1 3 x x stx0I1 I..^OISTRA	 DOVPU REOTSIT 1n xx v.12 Kx 11 3TAO8	 5,6 STAGE
.11 xxx I.11 tt C ' 1215
	
C ^ 260v.lU xx 1x.10 9r
1..0'1 xxx L.OV A 110 BP's "X !A"..
Q.-Jet xxx I.. 11 x%
u.U/ xx U,^1 xxx Fig. 1.[x G.C6 994V .
u. Ls xx L.US xK
L 04 xi4
1...
b.04 xK
1'.U3 E.EIxxx9
D(1)u1
l.Ul
xxR
I xtt
1
I	 1
u.E)
U.ul
I
44x4
94x9
i [ ► 	 1	 01)
11 0 5 .	 x9	 l.l+'1•2P
1.21
srWr L1 MISTM DOTVtE RPM "M 1.26 u.abU
11 STUM 5,6 STAGE l.ts u.l66
C - 0.000 C • 0.091.11 ­ 14	 n 1 . a-4l.
1.11 l.a ll•
5 PITS M 'WV L1 C. it
1
.)I LaU.
Fig. 2. L. xuL
. 1 . 1.17E
..In L.IEL
l..1/ n •	 1.111.
^ i n 1.1'• xw
x9 I.LIE
t xx L. l2G ,A.
.Il K[1 I.IIU i9w'
.IG 9x' 1.•101, n 99'
D(1) D(1) .v n x 1.1.91, u..
L:111 0. IUS ,, I .LPG x9'
L.200 x L.l00 1 ,1. /.Elu
G. 191 U. l'MS n A xl L.LLL •••
0.190 U. 190 ,^	 x9[a l.u'..
O.In1 U.IgS ,♦ 	 xux 1.,1,4E ...
O. Iro O.IPO „3	 X. l.ulL •'
L. 111 U.111 ..1.1	 xlx[ ..Ulu	 r.r9..
0.110 n G•1i0 4 1.01	 1t99 I,.LIL	 ..ax. ^.
U. 165 n 0. 165 x I	 '	 1
0. 160 x L. 160 x 1	 6	 I	 8
O.IS % x O.15S %9 7 PITS Pa sAwiy,	 9 PITS PER SAMPLE
O. I50 x x U. 150 x C ^ 79.6	 C	 77.0
0.145 O. NS n x
G. 140 9 n 0. 110 x x DOITRIE RE GrsTV
0. 115 x U.11s xx 5.6 STAGE
0.1)0 9 0.110 x
0. 125 9 0.175 x Fig. S.
0.120 % %x 6.120 xxx
O.11S xxK O.iIS 4x9
O.I10 Kxx L 110 KxxK
L lUS xxx U.IOS %xxx
L 100 x%K 0.100 {xxx register period. If the sample size were equal to the shift-register
0.090 x %% o.ovs K%%% ricxf	 2 ^ -1), one would have 2^ ' 1's and ( 2 1-1 -1)0's with zero0.090 xxx 0.090 xxxx p
0.000 x99 0.005 xxxx variance.
0.000 x49 Luso %% 9i0.0/1 xxx 0.075 xxx% For	 double-reg ister 	the	 distributionsthe	 generator,	 expe rimentalg	 g	 l>r
0.010 x % xx 0 . 010 : xKK are not binomial, even for sample sizes smaller than the sum of the
G. 061
0.0611 Kxixxx
xxxxx 0.065
0.060
44`x1
xxxxx lengths of the two component registers (Fig. 5).
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o.G4 % x x xxx o.	 s ^x1K^ mental distributions are different from those for binomial distribu-
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c • 95.5 G ^ S•" experimental distribution might be compared to a binomial distribu-
16 BIT) ?ER SAfP:1 tion with 0= 16/31. Chi-squared tests showed that the experimental
Fig . 3, distribution d.1	 not tit the binomial distribution with 0 = 16/31.
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although the mean values of the distributions were in close agreement.
This is due to the fact that sequences of 5 '0's" cannot occur,
CONCLUSIONS
As stated earlier, the main reason for this investigation is the
possibility of generating pseudo-Gaussian samples. 'I he 3-stage
register is clearly too short for this purpose, because a gtxxd approxi-
mation to the binomial distribution cannot be obtained, even for
small sample sizes. The results for the 11-bit register bear out the
theory of Tausworthe j3 1, which show, that a set of adjacent bits up
to one shift-register length is, for practical purposes, a set of statisti.
cally independent variables, but that this is not true for larger wets.
As the sample size increases beyone 'le shift-register length, the
approximation to the binomial distribution (and hence to the Gaus-
sian distribution) deteriorates (skewed distribution). An analogous
result was demonstrated for filtered shift-register sequence, in Gilson
141 and Roberts et al. [5]. The approximation to the binomial
distribution for sample sizes larger than one shift-register length is
substantially better for V e double -register generator but will also)
deteriorate with increasing sample size.
-rhese results, like those of Gilson 14 1 and Roberts et al. 15 1,
indicate that shift-register-generated pseudo-random  noise should
not tx used in the simulation of even linear dynamic systems if one
is interested in direct measurements of output distributions of systems
with large time constants, rather than simply in mean-square output
or input-output correlation. In the case of nonlinear systems, even
mean-squares and input-output correlation functions might be falsi-
fied unless the noise constitutes a small perturbation admitting lin-
earization methods.
It would be interesting to run similar experiments on several other
single- and clout) le-reg ister generators combining three maxinlunl-
length wquences by modulo-2 additions. Above all, theoretical in-
vestigation of multiple-shift-register generators would be of great
interest.
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ABSTRACT
Digital attenuators are simple multiplying digital-to-analog
converters used to replace coefficient-setting potentiome-
ters in modern analog/hybrid computers. This report de-
scribes a new digital attenuator system employing low-
phase-shift miniature metal-film ladder networks. They are
switched by latching reed relays which give the system a
nondestructive coefficient memory even when the com-
puter is switched off. New digital control logic employs
serial data transmission and requires only one address
line per 14-bit attenuator. It permits one to set all 200
attenuators of a typical hybrid computer installation within
20 milliseconds. For maximum contact life, relay contacts
are switched only when no current r flowing. The digital
computer static-check routine can readily check individual
relays to simplify maintenance.
P,:rticular emphasis in this report is on a digital-attenu-
ator system designed for a very fast repetitive computer
in the Analog/Hybrid Computing Laboratory at the Uni-
versity of Arizona. The same design approach is readily
applied to "slow" analog computers and appears to he
even more advantageous there.
by CONRAD PAUL PRACH1
INTRODUCTION
In most electronic analog computers multiplication of
voltages by constant coefficients has been implemented
with potentiometers. In small computer systems, the po-
tentiometers are set by hand. In larger systems employing
UX) or more potentiometers, servo-setting systems are
often used. Aside from being subject to mechanical wear
and misadjustment, a servo potentiometer-setting system
requires considerable time for setting. Potentiometers
must be addressed and set one at a time. Usually, the de-
sired coefficients are sto-ed on punched paper tape, and
the tape is read slowly until all potentiometers have been
set. A typical setup time for 100 potentiometers is 12
minutes.' Digital attenuators are much faster, thereby
greatly reducing problem setup time.
A typical digital attenuator system consists of a digital
computer or tape-reading system for storing coefficient
settings, an address network for addressing individual at-
tenuators, a manual switching system for setting coeffici-
ents manually, a buffer register, and many (100 to 500)
digital attenuator networks (figure 1).
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I igure 1 —A digital attenuator system
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II ach digital attenuator is, essentially, a multiplying digi-
tal-to-analog converter, which can be set to any desired
coefficient. After the coefficient has been set, the analog
input voltage is applied as the reference voltage on the
digital-to-analog converter, which scales it down by the
desired ratio (figure 2).
There are several obvious advantages to a digital attenu-
ator system:
(1) Perhaps the mast significant is that the system has
no mechanical parts, with the possible exception of relays.
(2) Coefficients are set by digitally-controlled switches,
instead of by a slow electromechanical servo system.
(3) Digital-attenuator selling intrinsically accounts for
the effect of the load on the attenuator, while setting of
a potentiometer requires feedback of the output voltage
with the load connected. Hence, the digital attenuators
can be set even before the computer patch panels have
been put in plat.
Several versions of the digital attenuator are already on
the market, but, like anything new, they still suffer from
various handicaps. `ome require a separate amplifier for
each attenuator. T:.:s is quite costly, as one amplifier or
integrator may have as inputs the outputs of several digi-
tal attenuators. All present systems address all of the bits
(usually 14) of each digital attenuator register in parallel.
This results in complex and expensive address logic re-
quiring multiple connections to every attenuator.
Another possible handicap, when relay switching is em-
ployed, is the large amount of current required by the
coils of 1400 relays in 100 digital attenuators. Electronic
switching is much faster, but the nonzero resistance of
the switch presents difficulties, especially in fast low-
impedance analog computers. One commercially avail-
able system employs electronic (FET) switches rather than
relays. To reduce the error caused by the nonzero swit( h
resistance, this system employs erro r feedback to adjust
the least significant bits of the digital-to-analog converter
network
The new digital attenuator system described here at-
tempts to ove-come the above handicaps while keeping;
costs down to a practical figure.
1ABLE OF SPECIFICATIONS
Specifications are given not only for the digital anenuator de-
signed to this paper, which was built for a very fast repetitive
computer, but also for a typical digital attenuator that might
be built for a "slow" analog computer.
fast computer	 Slow computer
Number (if bits 14 16
Static accuracy 02% of half stale 02% of half scaly•
Resolution .020/0 of halt scale 010/0 of half stake
Gain range 0.0002-3.2767 0.0001-13.1071
Feedback resistance IOK 1M
I adder resistane a 2.0514K 50K
Maximum load 13.3ma 4ma
Setting time per
2(X) attenuators 20 msec 20 msec
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I igure 2 — A typical digital attenuator
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Figure 4 Illustrates some binary-weighted attenuator
design%,- many others are possible. Figure 4a shows a
simple binary-weighted summing network emplo y ing SVDT
(form G relays to prevent capacitive feedthrough Since
the required 2"A resistance ratio is not practical, the low-
current branches may be implemented with T-network
transfer impedances' (figure 4b). This network also per-
mits use of the somewhat less expensive SPST (form A or
13) relays. Both figures 41 and 41) employ summing-junction
pate hing, who( h should work well for "slow” analog corn-
puters, but may not be practical for very last repetitive
computers.
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DESIGN OF A DIGITAL ATTf NUATOR SYSTEM
To develop a digital attenuator is no simple task, for many
of the requirements are conflicting, as the following lost
of design goals shows.
1. Individual (ligi ► .il atte nuators should not require sep-
arate ampldrets In other words, they should be capa-
ble of being pat(hed inter any amplifier or integrator.
2. Total settins, time should not exceed 0.5 see rhtds.
3. Transnnssiun of data should he serial. Parallel entry
requires one address-gate tree for each bit of ea( h
digital attenuator, serial entry requires only a single
address-gate tree for each digital attenuator. (Thos
goal conflicts with goal number 2.)
4. The load on the amplifier driving an aftenuator net-
-work must not ex(eed that of a comparable coeffi-
cient-setting potentiometer
5. The digital attenuator should have a -ange of coeffi-
cient settings from 0.0001 to at least 3.0.
/t. A digital attenuator must not reduce the feedback
ratio, /3, of the succeeding amplifier more than a
coelficient-setting potentiometer would.
7. The attenuator network should not require any
adjustments
Having accepted the requirements th.lt the digital at-
tenuator be patchable and capable of accepting data seri-
ally, the•
 de • ign procedure was separated into four areas:
1. Attenuator network
2. Switches
3. '„iemor ) and addressing network
4. Control logic
These four areas will be discussed in detail.
The attenuator network
The function of the attenuator network is to convert
an input voltage to a proper l y scaled summing-junction
current, (figure 3). The first question to be considered is
the choice! betweer, binary weighting and binary-coded-
decimal weighting. binary weighting was selectee; for rea-
sons to be considered later; consequently, only binary
networks will be discussed.
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I lic ( tro ut? of figure 4( permits pat( hing to either gain
of-1 or gain-of-10 amplifier inputs if the latter are loaded
as sh( ,wn. The simple ladder network of figure 5 can he
similarly patched and permits especially simple construc-
trun, ,rice an entire set of similar metal-film resistors can
he deposited on a ceramic suh%lrate in a single operation,
to simplify patching, the (onfiguratic ►n in figure Si can
he rearranged as in figure 5b, and the digital (omputer
(,in be employed not only to set the (oefficient but also
to set the gain (1 or 10). This network provides isolation
from the summing junction, .in(] the patching is always
made to a gain-of-10 input.
I he ( hoi(e of resistance values tit
	 4 and 5 must
satisly the following requirements.
1. The load on the driving amplifier must not be greater
than that of a comparable coefficient potentiometer.
I he summing -junction - to- ground impedance must
not he u ► low that it excessively reduces the opera-
tional amplifier's feedback ratio and hence its band-
width
3. 1 he impedances associated with the attenuator must
not be so high that distributed capacitances unduly
attenuate high frequencies; the phase shift of the
digital attenuator should be less than that of a co-
efficient potentiometer.
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the capacitance- associated with high impedances
(above IOK ohms) tend to lower the frequency response of
very tast repetitive computers. for this reason, the feed-
hm k resistor for the amplifier was sele( ted as loK, and
an upper limit of 3UK Has placed on attenuator resistors
To demonstrate one of the tradeoffs in designing an
attenuator network, consider a hmary-weighted digital
attenuator with only its most significant bit energved
In this case the output voltage represents one-half the
maximum coefficient setting. Thy maximum coefficient
of A binary-weighted ladder is always a power of two
times its minimum coefficient (almost). for an attenuator
to handle a coefficient setting of 10, in increments of
0.0(X)1 it must be able to go to 111071 (a ratio of 1 to
2 12 —1).
With a given feedback resistor, Rr - 10K and a given
input, Ein — 1 volt, the transfer equation of the amplifier
in figure 6 can he solved for the input and ladder resist-
antes, R E and R, thus establishing a relationship between
them and the output. Numerically
Rp E l. _	 5txx ►
	
R + Rr	
2 Eorrt	 Each
Thus, if a maximum coefficient setting of 10 were manda-
tory, 13.1071 must be the design %clue of the largest co-
efficient, and the output with only the most significant
bit energized would be — 6.5535 volts. This would require
that R + R E — 762.9 ohms.
E.»
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Figure 6 – Binary-weighted digital attenuator
To modify this design for a "slow" analog computer the
following would appl`t:
1. If summing-junction patching is permitted, the input
resistor, R E , could be reduced to zero. This allows
all of the resistance to be in the attenuator network,
thereby reducing the load on the driving amplifier.
2. "Slow" computer design permits the feedback resis-
tor to he as high as 100K. This, in turn, permits the
ladder resistances to be much higher, thus greatly
reducing the ioaa on the driving amplifier and rrtak-
ing higher coefficient settings possible.
Unfortunately, for a very fast computer a feedback re-
sistor of at most 10K is mandatory, and summing-function
patching is prohibited; therefore, to achieve a coefficient-
setting of 10 we must require that R + R I — 762.9 ohms.
The maximum load on an amp l ifier driving a 2000-ohm
potentiometer set at 1.000 and connected to a 1000-ohm
input resistor is 670 ohms. The minimum input impedance
of a ladder network is approximatcly R/2.* To maintain
the potentiometer loading conditions, the ladder resist-
an(e R must then be at least 1340 ohms. This conflict must
be reso:ved.
i
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The effe( t of the total resistance Rr where Rr R
+ RI ) on the• maximum coefficient setting is shown in the
following table:
Maximum Coefficient Rr = R ♦ R, Resolution
16.3A3 6103 .1%
13.1072 762.9 010/0
8.191 1220 .10/0
6 S5 ter 1525.7 ,010/0
4.099 1440 .10/0
3.2767 3051.4 .010/0
2.047 4882 .10/0
1.6381 003 .610/0
Since R, Ilie input resistor, must he at least 1K ( a gain-
of-10 Input), it R is to be at least 1.5K, the best configura-
.ion is the sixth entry, with a maximum coefficient setting
of 3.2767, whit h meets the design goal of 3.0 R, may
be 1K with R then 1.0514K.
After considering all of the compromises, it was decide,i
to design a digital attenuator containing 14 bits with a
maximum coefficient of 3.2767 with .02% resolution.
A ladder network with R = 2051.4 ohms and an input-
ol.tput accuracy of .01% *_- 5 ppm/°C was selected as
the attenuator network.
A significant monetary savings can be realized by taking
advantage of the fact that the accuracy of the less-signifi-
cant-bit resistors of the ladder have very little effect on
the transfer fun( (ion. Thus a 14-bit ladder network can be
constructed from two 7-bit ladder networks, one of the
desired accuracy and one of a lower accuracy. This ap-
proach can be extended so that several ladders of decreas-
ing accurac y are used.
When a coefficient greater than 3.2767 is required, a
free amplifier must ordinarily be committed. It is possible,
however, to parallel twn attenuators, which adds their
separate coefficient settings.
To improve network compromises, some existing digital
attenuator systems associate an amplifier with each attenu-
ator." If the additional cost of such an amplifier is ac-
cepted, it would seem desirable to switch the feedback
network rather than the input network, so that the ampli-
fier offset and noise are not amplified along with the
signal (figure 7).
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Figure 7 — Simple version of a summing amplifier
with switched gain
The switches
ladder networks (figures 5a and 5b) require SPOT
switches, which are some"hat more expensive that ►
 SPST
%witches These swit( hes may L either electronic switches
or relays.
F1 T electronic switches are very fast and ar e probably
sufficiently accurate for slow analog computers, but the
low impedances associated with a fast repetitive com-
puter make the switch impedance signiticant. This non-
negligible forward resistance may necessitate periodic
ddjustment of the resistors in the most signiti( ant bits of
the ladder network. An alternative, as noted earlier, is
to use error feedback to make adjustments ne(Cssitated
by the switch impedances (figure 8). -
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Figure 8 — Simplified block diagram of a digital attenuator
employing error feedback
Reed relays have very low ON impedance and are gen-
erally less ?xpensive than high-quality electronic switches,
but they are much slower, One available relay has a settling
time of from 3 to 5 milliseconds, while an electronic switch
can be operated at microsecond speeds. Relays have the
limited life of mechanical devices, but if they are operated
"dry" (with the contacts not carrying current), their ex-
pected lifetime is acceptable (about 10" operations)."
Relays do offer an additional advantage: they are avail-
able in a form that employs magnetic latching, thereby
making the relay not only a switch but also a memory
device. Magnetic latching relays permit the relay-coil
power to be turned off except when the analog computer
is in the POT SET mode. This eliminates considerable
power consumption, with the attendant heat dissipation,
at only slight additional cost. The freedom to ground the
relay-coil lines in the COMPUTE mode should also reduce
digital noise in hybrid computers.
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Memory and ae/e lrv%sing system)
Since a digital altenuator must retain the desired coelit-
cient alter setting, it must have memory. This can be
achieved several ways A previc,usly mentioned way is the
use of magnetic latching relays and a single relay driver
for all relays. While this technique Is undoubtedly the
least expensive, it is relatively slow, probably requiring
seconds or so to set 1W ittenualors What n worse, this
..i hnique requires separate addressing of each relay of
,u It
No doubt the fastest technique would be to use flip-
flops for memory and electronic switches for analog
switching. This would permit 11x1 atu-nuitors to be set in
a fe•w milliseconds at mos t . but sse would be forced to
contend with the finite ON impedance of the electronic
switches.
A comprornise between the two aforementioned tech-
niques eliminates many of their disadvantages. It is the
use of a flip-flog) a% the memory element together with
a rIVd relay as the %witch (figure 4). This tee hru lue en-
ahlrs the digital a ontml system to set each flip-flop in
ahot:t 10 microseconds and then continue on to the next
.ittenuator, without having to wait for each relay to settle
Using this technique, all attenualors can he set in little
more time than is required to set a single relay. This sys-
tem is, in fact, so fast that it becomes possthle to comhine
the relay-driving flip-flops for eat h attenuator into a shift
register with serial input This greatly simplifies the digital
attenuator's addressing scheme, requiring only one line
per altenuator instead of 14 to 16, thus greatly reducing
the cost (figure 10).
At a shift rate of 1WK Nt and a relay settling time of
5 milliseconds, 100 attenuators can be set in only 20
milliseconds--while the computer operator is moving his
hand from the POT SET switch to the COMPUTE switch.
A further refinement of the above technique once again
uses magnelic late hang relays, so that In the COMPUTE
mode th power to the flip-flops drls mg the relays can he
disconnected This also permits the memory to be r.'tained
even if the computer power is cut off, reducing both digi-
tal noose and excess hear
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tKII
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b) Serial addressing--only one flair and one line to each altenuator
Figure 10 — A comparison of serial and parallel addressing
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rThe control logic
I m h digital attenuator must be capable of being set by
both the digital computer and tlu• manual coefficient-
etfing network on the computer control panel. Manual
setting favors binary-coded decimal sseighfing of the digi
tal attenuator network, sshlle most digital computers ta%o ►
binary weighting. Since the use of BCD weighting requires
three additional bits per attenuator and thus three more
relays per attenuator, binary weighting is much less ex-
pensive for any large number of attenuators. Therefore.
binary weighting "as chosen.
Binary w:ighting necessitates using a bviary buffer regis-
ter. When the digital computer sets the attenuator, it trans-
fers stored addresses and coefficient settings in parallel
to the buffer register The addressing Iree opens the logic
to the correct attenuator and the setting is shifted seriall^
into the attenuator's register.
When setting attenuators manually, the decimal coetti
dent is set on BCD switches; it must first be com erred t
binary before it can be transferred to the buffer register
To do this, the manual BCD switches preset a BCD counter
which counts the preset number of c„xk pulses, at a
100K Hz rate, into the same binary buffer register (which
is also a counter) that accepts parallel entry from the digi-
tal computer ( figure 11). Then the contents of the buffer
register are shifted, as before, into the attenuator, which
is now addressed by the manual address selector on the•
control console.
To set attenuators in the AUTOMATIC mode the opera-
tor must push a pushbutton switch to initiate the setting
program. After all the attenuators have been set, the AT-
TENUATOR SETTING indicator light goes out. For MAN-
UAL setting the operator must set the correct address in(]
desired coefficient on the BCD switches and then push
the pushbutton switch which initiates the manual setting
routine.
The buffer register is used for hoth AUTOMATIC and
MANUAL coefficient setting, but functions differently In
each mode. In the AUTOMATIC mode, the register at
cepts parallel Information from the digital computer out-
pui bus and then shift% the information .eri,tlh to the
correct attenuato-. In the ,MANUAt mode. the register
accepts and counts clock pulse% until the preset BCD
counter rea(hes iero, then it sh p ts Its Content. serially
into the addressed attenuator. to Implement these
changes, a set of logo( gates controls ea(h indi% (dual flip-
flop In the butter register. These gates are (ontrolled by
the TRANSIIR ENAH11 SIIIIT ENABII, and COUNT LN-
ABLE signals shown in the simplified diagram of figure 12.
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The control signals for both the MANUAL and AUTO-
MATIC modes are compared In figure 13. Note that In
Ith(. mode the last pulse resets all of the flip - flop i in the
control logic, and in the AUTOMATIC mode it also sends
a signal back to the computer to show that the coefficient
has been set. Appendix A contains a schematic diagram of
a typical digital attenuator card.
Checking attenuator ^ tings
Checking of attenuator settings is readily incorporated
Into the normal digital-computer-controlled static- ( heck
routine.' This routine is fairly slow, but it need only he
run as part of normal static-check procedure. The digital
1 ()mputer can be programmed to print out setting errors
.Ind to test the attenuators Involved to locate failed relays.
In the attenuator system which was built, each attenu-
ator network is equipped with relays which connect the
reference voltage (10 volts) to the input and connect the
computer's digital voltmeter to the attenuator's output
whenever the computer Is In the ^1ANUAL POT SET mode.
The BCD switches for the address establish these conoec-
tlons, but as soon as the coefficient set pushbutton is ener-
gized, the reference voltage is removed; It is reconnected
only after the attenuator has been set. In the MANUAL
POT SET mode, each attenuator setting is read on the
digital voltmeter as'soon as the attenuator is addressed.
The mode-control logic timing is shown in simplified form
In figure 13.
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Setting Individual attenuators
It is often desirable to change the setting of only one
attenuator, or of a few attenuators, in the course of at
computation. With the very high setting speed of this
new attenuator system, It would not take much more lime
to reset all attenuators each tlrne a change Is to he made,
but this might mvaliciate past static c he( ks and is also
wasteful of digital-computer memory.
While it is easy to address any individual attenuator
either manually or via the digital computer, Individual-
c,,effi(ient setting requires the capability for switching
power to individual attenuator registers, so that the re-
maining coefficient settings remain undisturbed. This can
take the form of one dry-switched relay or one gated emit-
ter follower for each attenuator register. These devices
are switched by the attenuaVx addressing tree, and can
be mounted directly on the rttenuator card.
Construction
This d i gital attenuator system has been built as de-
scribed at the University of Arizona's Analog/Hybrid Com-
puting laboratory. The prototype digital attenuator card
was custom made, and the control logic was Implemented
with Computer Controls Corporation genera l-purprse
S-Par logic elements.
A photograph of the attenuator card (figure 14) shows
to what extent the physical size of the card depends on
the reed rela ys. Magnetic latching relays are now available
In TO-5 cans. An attenuator card made using these relays
and integrated flip-flops would be so small that it could
be plugged directly into the rear of a standard analog-
computer patchbay, thus doing away with all analog signal
wiring that is necessary between potentiometers and the
patchbay.
TESTING AND RESULTS
Tests were conducted to determine the setting speed,
static accuracy, and frequency response of the typical at-
tenuator-amplifier combination shown in Appendix A.
The results -.vere as follows:
Setting	 time 20 msec
Static acc Tracy 0.02°/0
Phase-shift error at
100 Hz —
1 KHz 0.2%
10 KHz 0.50/0
20 KHz 10/0
Comparison with the phase-shift measurements for gain-
of-1 and gain-of-10 amplifiers indicate that the phase-shift
error is primarily due to the amplifier in a fast low-
impedance computer; however, in a "slow" analog com-
puter the stray capacitances in combination with the
higher impedances will tend to cause more phase-shift
error than the amplifier causes.
In the low-impedance computer, the phase-shift errors
of the attenuator-amplifier combination was f,)und to be
almost exactly the same as that of the cc•rresponding
potentiometer-amplifier combination.
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ABSTRACT. — Thu report describes the circuit design of A new hybrid analog-
dIg tAl statistical averaging computes used to calculate statistical averages of analog vol-
tages presented to it The unit, with a dynamic range of !- 10 volts, an acucracy of
± 0.25 percent, and a maximum speed of 1000 samples per second, is particularly well
suited for use with modern high-speed iterative analog computers. The output is prima-
rily visual, but electrical signals are also available for use by digital computers, printers,
punches, and the like. Circuit simplifications have resulted in An inexpensive unit which
requires few adjustments. Digital storage of sums eliminates the drift present in pure
Analog averaging schemes if the summation time is long
Introduction.
In the investigation of random processes on an
analog computer or in the instrumentation of a random
process in the physical world, one is usually interested
only in the statistical parameters of some variable or
variables. Suitable estimates of these parameters are
the sample ensemble average of f Ix (tk11,
_ 11
f I X (1k)1 = (I In) Z f I X . (t k )I
1=1
and the time average of f Ix (t)J ,
< f IX (1 )1 >T = ( 1 J) f fix (t)I di .
J)o ne of the inost common are estimates of the mean by
—_	 n
.Y (tk) — ( I I n) Y, X I (tk)
1=1
Or
< X (1) > T = (1 J) f^ 1 X (t) dt
estimates of the variance by
-- -	 n
1X (tk) — V (012 = (I In) E IXi (IJ -.. X (tk)I
._1
or
< IX (t) — < X (t) > T 1 2 >T
(I IT) J T IX (1) — < X (1)> TJ= di
U
and estimates of correlation by
_—	 n
X (t t) Y (t.) === ( I In) I X. (t t) Y. (1.)
i=l
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or
x (1 ) ) (t + T ) > T —	
f T
 
t(t) Y(t'+'T)dt0
As suggested by these examples, one may use two
general types of averages, time averages and ensemble
averages. Time averages are easier to implement, since
they require only integration of the desired function;
this is easily accomplished with An operational amplifier.
The general approach is shown in figure l a. If the
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Fig. 1	 -- Circuit Used to Obtain Statistical Estimates
process is not stationary, however, the time average is
not suitable, and one is forced to the ensemble average.
Sum over n sample values x (t) is not easily obtained
by pure analog techniques since n is usually large
(typically 100 to 10,000), but can he accumulated by
the hybrid configuration of figure I b. Although not
showy, in the figure, it is implied t hat the random
sIf
process and irstrurnen'ation share timing Information
'o that the sampling time f;, can be determined. The
.ample-hold may not be necess.lry if the A to-D con-
^crter is fast enough. It should Aso be noted that the
c Inuit of figure I b can be used to obtain time averages
If the circuits are fast enough to sample At a high
rate compared to the signal bandwidth. In this case
n
(x (01 >T is approximately (11n) `E / (x (f A TI ;
I I
where s T is the sampling interval, and T = n a T.
Thus a statistics computer such as the one defined by
the dashed lines in figure I h is very useful in randonl
process studies and instrumentation.
This paper describes the design of a sample-averag-
ing computer requiring Irn sec to process each analog
voltage sample. It can accumulate up to 10,000 samples
.Ind has an accuracy within ± 0.25 percent of half-
scale (-t_ 10 v). These properties make it suitable for
taking sample averages in modern highspeed iterative
analog computers or audio-frequency instrumentation
12, 31. It can also be used for time averaging in real-
time computers or slow random-process instrumentation.
Since the accumulation is done digitally, the averaging
circuit is usable for extremely slow processes in which
the drift of an analog integrator would he object-
ionable.
This statistics computer was developed for the
AS'IRAC 11 iterative differential analyzer and uses
the supply voltages available there. Power-supply vol!
ages, as well as the signal range of ± 10 volts, could
he easily changed for other applications.
Statistics Computer Operation.
The statistics-computer Hock diagram is shown in
figure 2 and the associated signals in figure 3. The
command to start a series of samplings :s given by R,
which properly presets the counter and enables the
sequential logic. EIS is taken from an external sample-
hold circuit which is controlled by the sampling wave-
form S. Each positive transition of S also initiates one
sample of E t „ in the averaging computer. As long as
S is a logical zero, E,, is held constant. The analog-
to-time .onvertcr is allowed a time T,, to become pro-
perly reset, after which it integrates a reference voltage
down to a fixed limit. As a result, the time interval
between the positive transition of A-T RESET and the
negative transition of the S(hmitt-trigger output S-T
OUT is proportional to E I ,, . During this time inter-
val, the logic output referred to as COUNT gates the
frequency-stable 4 Mc. clock into the counter.
There are two interesting features of this statistics
computer. The analog-to time converter provides a
± 25 millivolt accuracy over a range of + 10 volts
at sampling rates up to I Kc and requires only one
operational amplifier. The counter with its associated
logic sums both positive and negative sample values
using only a simple nonreversible binary-coded-decimal
counter, thus eliminating the expense and complexity
of an up-down c )unter.
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Analog-to-time Converter.
The analog-to-time conv erter is shown in figure 4
together with the associated waveformF. This circuit
is a modification of the familiar voltage-to-time con-
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verter 13, 41 and combines an electronically resettable
integrator with a precision limiter. The circuit is reset
when the diode bridge (DI, D2, D3, D4) is switched
ON as its driving transistors (T2. T3) are turned OFF.
At the same time, Tl is also turned OFF. The integ-
rator then resets to 0.8 E t , plus a positive bias de-
termined by the currents through R1 and R4. To
start the Integral.' ng period, T2 and T3 are switched
ON, so that he dio,!- bridge is abruptly switched OFF.
This is followed after a short delay by the switching
ON of T1. 7 -he delay results from the absence of a
spe..v .,p capacitor at the input of Ti and prevents a
reset error due to the grounding of the summing junc-
tion of the amplifier
The voltage at which integration stops is determined
by the precision- limiter network (113, R7, D5, D7).
The current discharging capacitor C must flow. through
R7, since D5 prevents the amplifier from supplying
negativ: current. The function of the amplifier here
is that of a shunt regulator. It supplies the proper
current to the precision limiter network to maintain
an acrurate integrator input wave-form in EouT , as
indeed it must, for with D5 ON the circuit is just z n
integrator with a constant input voltage. When EOUT
drops within. 1 volt of the open-circuit voltage of the
voltage divider R7-R3, the forward resistance of D5
begins to incre.se
 l•ecause the current flowing through
it is not sufficient to keep it fully ON. This causes
Eot•T to decrease at a faster rate in an attempt to
maintain a constant current, 10/R4, through C, causing
a further increase in the forward resistance of D5.
As a result, when E„c T
 drops within 1 volt of the open-
circuit voltage of 117-113, an abrupt negative transition
takes place at the amplifier output. This transition is
limited by a standard feedback-limiter network (R5,
R6, D6). T1 is required to keep the summing junction
at zero when the diode bridge is OFF; if this were
not done, the transition point of the precision limiter
would depend on Err and the internal impedance of
the source of E,,; . D7 and Ds provide a slight negative
bias for the diode bridge to insure that it turns OFF
securely.
The point at which the transition associated with tae
precision limite r occurs varies with the ambient temper-
ature due to the dependence of the forward character-
istics of D5 on temperature. D7 compensates for this
by introducing .t Fimilar change in the reference voltage
applied to the limiter. With the values shown the drift
with temperature is reduced to less than 5 nsIdeg C,
which corresponds to an input drifi of 200 microvolts/
deg C.
Previous circuits of this type have iccepted only one
po!arity of E t a and have integrated to iero. A typical
k
^,n
Fig. 5. — Conversion Characteristic of a Typical
Analog-to-time Converter
conversion characteristic is shown in figure 5 11, 3, 41.
Note that the greatest error occurs near zero, the point
at which it does the greatest harm. This is especially
serious in stati3tical studies, since an amplitude-limited
'(
signal th.tt has An approximately gaussian distribution
must have a mall variance if the approximation is to be
close. Thus in many cases I.,., seldom strays far from
zero. The primary improvement of the new analog-to-
time conv erter over these previous circuits is that the
comparator action take, place at ­ 8 volts instead of
at zero. This corresponds to an E,. of -f 11 volts.
As a result the accuracy near zero is not degraded.
In fact, errors of this type do not occur until E,, has
exceeded its acceptable range of a . 10 volts.
Auxiliary circuits for the A-T converter are shown
in figure 6, Schmitt Trigger and -inure 7, A-T Driver.
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triggers the one-shots 101. That the sequential logic
provides the proper c.peration can be verified by com-
paring the logic with the signals shown in figure 3.
The flip-flop (A) that controls the stepping of the
counter is synchronized to the signal that it gates.
'The start of the integrat ing period is thus tied to
the clock. This eliminates the ambiguity of pulse length
of COUNT that would result if the integration were
free to start immediately at the end of the delay
period T,c . The resetting of A is also clocked. This
inures that tither a complete clock pulse or none at
all will be gated into the counter and prevents a
partial from possible causing an error.
r
•12
Counter.
Fig. 7. — A-T Con verter Driver
The Schmitt trigger detects the — 8 to -- 10 volt tran-
sition of the A-T converter and presents it to the logic
circuitry as (S-T OUT) with standard logic levels (01
-- 6). The A-T driver is also a Schmitt trigger that
converts the standard logic levels to push-pul,' pulses
with levels 1- 6, — 6.
Sequential Logic.
The sequential logic and its governing equations are
shown in figure 8. 'The basic element used is the
NAND gate. The Rate of a flip-flop is altered by
placing a logical zero (0 volts) on the level input and
a positive transition (— 6 to 0 volts) on the clock input
of the desired pedestal gate. A positive transition
The pulse-width of the COUNT waveform (fig. 2
and 3) varies from 0, corresponding to E,,, _ + 11
volts to 550 microseconds, corresponding to E1,;
— 11 volts. 'The number of counts is therefore equal
to 100 (11-E, ) . This 11 volts offset is removed by
presetting the counter to the complement of 1100
(number of samples). This restricts the %ersatility of
the statistics computer somewhat, for only a small num-
her of sample sizes can he accomodated without making
the presetting logic cumbersome. The complexity of
the counter is, however, reduced considerably since,
instead of an up-down counter, it needs to be just an
up-only one. The table for the presetting logic is
shown in table 1. The logic is implemented with a
6-position switch which directs the presetting pulse,
P,c , to the proper inputs of the counter flip-flops. As
indicated in table I, there is an overflow bit to allow
V.
PAr
Overflow
Idicat on
P dF• A OF
the 7-decade counter to be present to I I,(XX),(XX) (de-
i Ina l).
As a result of the Above, At the start of each sampl-
inK run, the counter is preset to the complement of
1100 (number of samples), and the sign bit is preset
to plus As !ample% are taken, the counter counts up
Should the mc. ►n of the sample values be positive, the
(omplement of the readout must be taken to obtain the
true sample mean. To reduce operator error the re-
quired c-omplcmcnting is done automaticaliv loy the
statistics computer. The logic for a counter rage with
readout is shown in table 11. It should he noted th, ► t
the true corplement is not provided by the consersion
logic: bet ause no carries arc made, there is an error
in the [east significant bit. Since only the 5 most
significant digits are read out, the error of I least
significant digit is, however, completely negligible.
This scheme results in ar appreciable saving in the
logic teduired.
The overflow and sign logic is shown in figure 9.
The overflow (OF) flip-flop can he considered as the
ministration for their continuing %upport of this study
under grants AF•AFOSR•8,)•t, t and NSC'r4(W and to
Professors H.S. Coleman, Dean of Engineering, and
H F Stewart, Head, Depart of Electrical Engineering.
for their contribution of University fa(ilities.
TABLE 1
Prtletling Logic operation
Sample Size Preset Numlxr Preset State(Decimal) (Deumal)
0 (X)()()(XXX) (XXX)(XXN)
100 01I W00 WXXXX)
51x) 0550000 945(XX)0
1000 1100(X)0 89(XXXX)
50(X) 550(XX)() 450(XXX)
10(x)0 IOO:KXX) W000W
I'lus overflow bit.
Fit;. 9. — Overflow and Sign Logic
last stage of the counter. The sign flip-flop (P) is
reset by the resetting of OF. An overflow indication
is provided whenever the count exceeds 9,999,999. Note
that once the computer goes into a negative overflow
condition, it will remain there until it is rose' for a
new sample run,
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TABLE II
Conrer.rion Logic for Stage1 with Readout
D, — - one's bit
	
P — -	 sign bit	 --	 1 for +
D., — two's bit 0 for
D. — four's bit
D. — ci,kht's bit
Zero = D,. D.. D,.D,.P + 1),.D,.P
One = D,,.D,.D,.D,.P + D.	 D, .P
Two = D,,D,.D.
	 P + D,.D,.D,.P
Three = D,.D...D,.P 4- D,.D,.D,.P
Four = D,.Dz.D,.P + 1),.D,.D,.P
Five = D,.D,.D,.P + 1),.D,.D,.P
Six D,.D,.D,.P + D,.D,D,.P
Seven = L',.D,.D,.P + D,.D,.D,.P
Eigl ► t = D,.D,.P + D».D,.D,.D,.P
Nine - D,.D,.P + DM.D,.D,.D,.P
Accuracy of Statimcr Computer
1000 1000	 error,
E., :,' (E,.), —100-6 , - !- X	 (Eiv)	 I/r of
full	 scale
Measured
10.00)
—9998 2 0.02
-	 9.000 —;999 1 0.01
— 8.000 --8000 0 0
— 7.000 —7001 —1 —0.01
— 6.000 —6002 —2 —0.02
— 5.000 —5003
—3 —0.03
— 4.000 —4002
—2 —0.02
— 3.000 —3005 —5 —0.05
-- 2.00) —2006 —6 —0.06
— 1.000 —1007 — 7 --0.07
Sol
Corry
Pulse
from
Counter
^oI
P
P
OF
11 K K 0.08
t .a)0 9t(9 1	 1
2.(XX) 1989 —11
3.01X ► 298H —12 —0.12
41") 19t(7 —13 --0.13
3.000 4989 —11 —0.11
6.(X)( ► 5985 — 15 - -U.I S
7.(
	
x ► 6994 —6 —0.06
11.(XX) 7993 —7 —0.07
9.000 11999 --1 _-0.01
10.000 10,(K)I 1 0.01
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I-figure I shows . ► high-gain -d-c Amplifier with non.
linear feedback through a diode function g r ierator
having the transfer chit rateristic (Y versus X„) defined
by Figure 2 The resultin .1 feedback is alternately de-
generative and (slightly) regenerative as the Input volt-
a-,e X changes. It follows that the forward transfer
cha,,..:er'cri^ (output X„ versus input X,) exhibits sharp
comparator steps at accurately defined input-voltage
values; the regenerative action will tend to make the
break-point valuo of X, independent of diode (harac-
te, istics and temperature.
X,	 A	 X,
IP
Y	 DEG -
l ag	 I
Y
F ,g. 2.
Figure 4 illustrates a practical c Ire uit. Note that the
output terminals marked V, V, , V, , V, , V, yield
positive or negative comparator steps starting at zero,
which IS particularly useful for operation of ass(xiated
digital circuitry. Addition of extra diode channels yields
Fig. 4	 All unmarked resistors are 500 K•.dl diode, IN 641
up to 15 comparators steps (16 = 2' states); 2 n diodes
yield n + 1 states, and only 2 amplifiers are used.
Unity slopes and evual break-point intervals are shown
for simplicity, although other values may be preferable
for various applications. If the negative slopes of the
feeclb A characteristic (Fig. 2) ar; appreciable, then
one obtains comparator steps with hysteresis.
"I he new circuit is for hy-
brid analog/digital computation, statistical sorting, and
step-function generation.
:;ranino A. MORN
Professor of Iaectrical Fngineering
University c F Arizona.
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Remarks at the Tenth Anniverary cat the International
Amilog COIIIJ)uter Association, February, 1906
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I believe I speak for all the Association's members
d friends o.. this tilde of the world when 1 congrat
ulatei AICA on its anniversary and thank its founders
and officers in particular Prcfessor lean Hoffmann.
for their many years of service in behalf of the
scientific and engineering communities
Electronic Analog hybrid computation , entering
t`uid decade At the time of this writing, a techno-
lugical revolution has made the use of vaccuum tubes
in analog computers as wholely obsolute as it is it
portable radios or in digital computers The advent
of monolithic integrated circuits — linear as well as
d gital — and new field-effect deviccs prom ses to
decrease prices of operational ariplifrers by a factor
of three while frequently elirr,nating the need for
chopper stabilization and extending attar -able band-
wid'hs to tans of megacy6es At the same time,
mean-time-between-failures has increased by at least
an order of magnitude, while integrated-circuit mi-
niaturization further reduces computer cost by
eliminating much interunit wiring. The new tech-
nology is beginning to produce reliable and except-
ionally flexible and very fast iterative differential
analyzers in the medium-size 50 to 1 00 amplifier
class, well equipped with modern nonlinear comput-
ing elements, digital logic, and all-electron + c mode
control Somewr,at smaller machines are beginning
to make a pronou-.ced impict on modern ei gineering
education : as an example, the University of Arizona
in the last quarter of 1965 had 29 analog computers
distributed over at least six d^)psrtments : all engin-
eering students now learn FORTRAN and analog-
computer simulation in a special course integrated
with their progresb in ad-vuoced calculus and ordinary
differential equations
The development of analog and hybrid-analog;
digital coniputation is intimately bound up with the
(or ►coponding progress of digital computation. The
Integrated- circuit revolution is producing exceller t
flexible and fast digital computers whose price tags
read below $ 20 000 ; at the same time, larger digital
computers are cr , ,)vcniently time-shared by many
users through mu,tiple stations	 Coupled with eve r -
increasing digital-computer speeds, both methods
increasingly permit direct intercourse between man
and digital computer, an advar Cage heretofore reser-
ved for analog computers While the cost of both
' University of Arizona - U.S.A.
small digital computers and time-shared large instal-
lations is cvntwuaily decreasing, improv ed gra!:;,-,,a!
displays and progran.ming consoles, togathir . . with
the freedom from analogy scaling afforded oy fhoating-
point hardware, makc-s d;oilal simulates ► , increasingly
attractive. The replacement of many large analog and
even analog-digital simulations, such as three-dimen
sional flight simulations, by new all-digital simulators
has already overtaken training type flight simulators
and is proceeding into the engmeermg departments
of larger aircraft companies The coming break-
through of digital dynamic-system simulation will
require design effort on more powerful human-factor
engineered display consoles permitting instant inter-
action between operator and machine, improved
numerical techniques and mL'Hrple digital processing
with the aid of special-purpose digital computing
elements implementing timo-consuming subroutines
The perfection of all these techniques awaits only
the pleasure of the digital-computer manufacturjrs,
fo r whom simulation represents only a relatively
small fraction of th.^ market.
Combined simulation with analog and digital com-
puters is now an accepted simulation technique, with
almost one hundred large and small installations in
operation -it the United States alone. Particularly
fortunate cumbinations in. rive an analog computer
and a relatively small digital computer working only
once per analog-computer run to implement optimi-
zation routines and to take statistics : the digital com-
puter also performs analog • housekeaping . 'unct-
ions, such as the setting of potentiometers (or, to an
increasing extent, of digitally switched resistor net-
works replacing the latter), static-checks, function-
generator setting, and scale-factor determination.
A large number of new digital block-diagram
assembler programs permit simulation of an enalog
computer with a digital computer ; in the writer's
opinion, tnouyh, this is not necessarily the best way
to utilize a digital comp.iter for simulation and block-
diagram displays related to FORTRAN statements of
state-variable equations may well be preferable.
True combined analog-digital simulation involves
digital computationF, such as function generation
and, or integraticio in an analog-computer loop. This
technique, wh ,ch combines the worst as well as the
best features ,f both analog and digital computation
is, in general, advisable orly where accuracy requir-
ements over an extremel , wide range cf operating
frequencies make such combined operation mand-
ratory, that is, where nothing else will do This is
true, for instance, In connection with complete simul-
ation of complex space missions, which invo;ve both
long trajectory inteo p boons and fast control action,
especially If it is necessary to take stattittics over
large samples of such flights. In tiro past years,
increasing experience with such large simulations
has permitted partial correction of the sampled-
data delay errors associated with combined ana-
log- digital loops, and suitable digital-comp-
uter software is beginning to become available on
a more routine bass, thus lending somewhat in-
creased happiness to what is essentially a marriage
of necessity.
A common feature of itrrative-differential-analyzer
operation, digital simulation, and combined analog-
digital simulation is an ever-incrcasing need for
more sophisticated mathemat---al techniques, and, in
consequence, for better-educated investigators. The
use of computers for excessively complete simul-
ation can rarely substitute for mathematical insight
into a problem , automatic syst^m optimization re-
quires knowledge of an increasing body of mathem-
atical theory ; perturbation techniques permit the
attainment of astonishing accuracies with simple
analog computers ; combined simulation regwres a
Anowledcle of sampl: d-data theory , and, above all,
effective utilization of the computer consoles now
within easy reach of every researcher or system des-
igner will require an cntire revolution of our modes of
thinking in research and system design Thus, a
reasonable amount of work should b_- 1(-ft for the
Association's next ten years.
a,
rAPE II...A modern analog/hybrid
computer for laboratory instruction
by GRANINO A. KORN
?11 7 4) -I it 8: 9)
Abs FRAC I
The APE (Aniona PEdago , ;)( ,ii: 11 computer system com-
prises a 12-implifier solid-state analog computer (iterative
differential analyzer) , apable of both real-time and repeti-
tive operation, and a digital-logic module with patchable
digital logic. A flexible digital clock generates computer-
reset and sampling pulses. Random and pseudo -random
noise generators and digital readout counters permit a
wide variety of statistical studies as well as simulation ex-
periments with sampled-data control systems, automatic
optimization, boundary-value problems, and simple com-
bined analog-digital computation at minimum cost. Special
experiments can be stored on removable patchboards.
Perhaps the most interesting technical feature of the new
computer is its novel packaging technique: amplifier and
integrated-circuit logic cards plug directly into the rear of
the inexpcnsive patchbay receivers, which serve, thus, as
card cages and save much inter-unit wiring.
IN'fR )DUCTION
Since 1965, all second-year students in our Engineering
College (not just electrical engineers) have been taking.,
one-year computer course involving one semester's FOR-
TRAN instruction and five simulation experiments in a
sophomore analog-computer laboratory comprising ten
sirrple computers. Such improved undergraduate prepara-
tion in the computer f i e ta , together with an increasing in-
terest in modern analog-itybrid computation, created a de-
mand for more sophisticated laboratory courses at the
senior (fourth year) and graduate levels. At the same time,
it became increasingly desirable to provide some labora-
tory instruction In connection with ^nglneering courses on
random processes and statistical measurements.
The APE educational computer system developed un-
der NSF sponsorship during 1965/6, employs techniques
originally designed for our ultrafast ASTRAC II and LO-
CUST iterative differential analyzers'- 2
 developed at the
University under a NASA research grant, so that the new
educational computer may be regarded as a sort of bonus
from the national space program. The APE II computer
system is an all-solid-state ±10-volt analog/hybrid com
puter (iterative differential analyzer). The machine is
designed to permit class demonstrations and student ex-
periments with modern hybrid computing techniques at
relatively low cost; typical experiments include demon-
strations of automatic dynamic-system optimization, solu-
tions of difference equations, simulation of sampled-data
systems, automatic scale factor changes, experiments with
random processes and noise (matched-filter detection,
simulation of receivers, transmitters, and coding systems,
measurement of correlation functions and probabilities),
as well as studies of simple analog-to-digital converters
and precision diode circuits.
APE II consists of a twelve-amplifier analog computer
with track-hold circuits and integrators permitting digital
mode control and repetitive operation; removable patch-
boards permit problem storage and efficient machine utili-
zation. Patchboards can be replaced by permanently as-
semhled boards for frequently-used class demonstrations
or experiments.
Copyright:) 1%7 by Simulation Councils, Inc.
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The APE II digital-logic module contains free-logic
(gates and flip-flops) as well as cio(k circuits and counters
capable of controlling analog-computation routines. Shift
register modules and half-adders permit generaffon of
pseudo-random shift-register sequences.
The laboratory experiments associated with the APE II
computer system are largely based on examples taken
from the writer's existing texts"; a suitable 'aboratory
manual will be published as a special report. Ilybrid-
analog-digital computation is a research spe(lalty In our
laboratory, and it would be prem:mptuous to think that
too many other universities would want to duplicate our
special laboratory courses in their entirety. We feel sure,
however, that many engineering colleges would he intei-
ested In a selected few of the experiments possible with
the APE II system to enrich Niel• cour c-es in computer tech-
niques, control-system engineering, statistics and random
processes, and nuclear engineering. Their choices would
depend on their own teaching and research interest
table I lists a number of possible experiments.
Table 1—Suggested APE II experiments
/Experiments are based on the texts listed as references 1 and 2)
1, SIMULATION TECHNIQUES
1 Bouncing-hall simulation using analog memory
2. Study of steepest-descent optimization
(a) Steepest-descent division
(b) Linear regression by steepest des(eni
(c) Simulation of a simple optimizing servo
3. Solution of a simple problern in the calculus of variations using
Pontiyagin's Maximum Principle
4 Solution of difference equations and simulation of digital-d,iferential-
analyzer integration with track -hri+l , rn.i;r
5 Simulat;on of a sunple sam(,ler1-data c *ii;r, i
6. Automatic solution of a two-point boun6wyA,0V ,s r ;r r ilem by
iteration
7. Computation of parameter-influent: ' . :..:++1.•+•r lotion u(
sensitivity equations)
A Computation of a satellite trajectory by + . ,r,! , perturbrtion method
9 A simple model-matching experiment
10. Study of a maximum-effort servo
If. HYBRID-COMPUTER HARDWARE TECHNIQUES
1. Study of fast diode ci,-	 and precis-on limiters
2. Study of a simple,, .alog-to-digital converter
3. Accurate signal g nerators and pulse-width modulators
4. Study of Track-hc d operation and first-order hold circuits
5 Simulation of coi ibined analog digital computation—
error con ,remalion	 6
Ill. STATISPCAL M, 1SURIMENTS AND COMMUNICATION/
DETECTION SYS, EM SIMULATION
1. Statistical measurements
(a) Measurement of continuous and sampled-data
(b) Measurement (estimation) of correlation functions
(c) Measurement (estimation) of probability and probability
density
2. Coarse-quantization measurements; polarity-coincidence correlation
3. Monte Carlo computation of definite i.,tegral
4. Measurement of mean-square filter output and filter optimization
(a) Direct method
(b) Modified-adjoint-system method
(c) Monte Carlo method
5. Study of ballistic-trajectory errors
6. Demonstration of modulation waveforms with and without nmse
7. Simulation of a superheterodyne receiver
B. Simulation of an FM communication system
9. Simulation of a phase-lock I,)op
10. Snnulatton of mat(hed-filter detection using pseudo-random signals
/shift- register sequences)
THE APE II PACKAGING SYSTI Ni
The APE 11 system (figure 1) employ~ identical duphcate
patchbays with removable, storable patchboards for ana-
log aild digital operations. Separation of digital and analog
patchbays guards against damage of the digital -logic
 
cir-
cuits by the ± 10V analog voltages. Analog-digital interface
elements (comparators, D; A swat ties, and an optional
D /A converter) each have analog terminations In the ana
log pate hbay and digital inputs or outputs in the digital
patchbay. Oscilloscope, recorder, and digital-voltmeter
Inputs are terminated In the analog patchbay.
Figure 1—Front-panel view of a complete APL II cuniputer.
T he digital-logic module is on top, the analog computer below.
Two APE II computers share power-supplies and digital
voltmeter in this dual-console installation
The novel mechanical design of the APE 11 computer
system constitutes, we believe, a minor breakthrough in
the packaging of small educational computers. While our
original APE-II concept (figure 2a) had proposed printed-
circuit cards mounted in a card cage and connected to
the analog and digital patchbays through wire-wrap con-
nections, the new APE-11 design, shown In figure 2b, has
done away with all signal and power-supply wiring to a
card carp. The use of miniature transistor amplifiers and
all-inw , rated-circuit logic has made it possible to plug
circuit cards directly into the rear of the inexpensive
patchbay receivers, thus reducing parts and assembly costs
as well as the possibility of crosstalk and noise pickup.
Ground planes on one side of the double-sided cards
serve as shields between adjacent cards (figure 3).
Note that even amplifier overload lights and balance
controls are mounted on the amplifier cards, so that even
these components do not require any assembly wiring at
all. Each amplifier card nolds two zt:10-volt, 20-mA Von-
sistor amplifiers with field-effect transistor input, an ciec-
tronic mode-control switch, a pot-set relay, and the over-
load indicators and balance controls. Power-supply and
logic inputs are supplied from the patchbay receiver, which
furnishes all electrical connections to the cards.
Similar printed-circuit cards hold summing resistors,
multipliers and other computing elements. The same type
of construction also accommodates al p digital circuit com-
r
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portents II) a separate patchba$ receiver, with the exception
of a set of clock-.:ounters associated with a digital {n-line
readout on the front panel.
The MA(: PANEL 440 -point patchbay receiver was ( hosen
as the lowest-priced model hav,ng the necessary diallyl-
phthallate dow-leakage) base and gold-pl ited spring con-
struction necessary for analog computation. Direct plug-in
c r)nnections to the rear of each pat(hr)ay are implemented
with special a rew-machine-fahricated, gold-plated taper
pins terminated Into plugs of standard 0.080" test-probe
diameter )figure 4). These plugs mate with simple test-
point jacks mounted on the circuit cards and backed with
a strip cf reinforcing plastic riveted to the card (figure 3;
N H. Smith Type 340 right-angle test-jack), A provision to,
a hold-down bar, shown in figure 2b, proved to be un
necessary, since the 12 to 22 taper-pin plugs hold the card
very securely. Gold-pla c ed shorting strips Interconnecting
patchbay points arc conveniently inserted underneath the
taper pins. The )arks are mounted sufficiently far from
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Figi l re 7— Construction of the APE 11 analog ane digital modules:
original concept (a), and new design (b), which does away
with all the power-supply and control wiring to the cards
the card edges to allow for soldered connections to the
taper-pin plugs; all wiring to power %(,,)plies and coeffi-
cient potentiometers, and between a,Tw l og and digital
pat( hbays, is made directly to taper pins. Where patchbas
terminations are thus used for nonsigna) connections, the
patchbay springs are broken off, so that no patching con-
nections can be made, for instance, to -*15-V termina-
tions. In a pr.'du(tion model a square or rectangular
taper-pin :erminatlon might well be substituted for the
test-plugs termination to permit wire-wrap connections,
in this case, one would sub atule AMP, Inc AMPMODU
female terminations on the cards for the right-angle test
jacks.*
Figure 3—One of six APE II amplifier cards, shown plugged
into the rear of the analog patchbay receiver (removed from
computer), and in integrated-circuit logic car•1
1 Sb2 -
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Figure 4—Special taper pin with test-plug termination, which
makes .t possible to plug circuit cards directly into
the rear of patchbay receivers
'Taper pins, and indeed complete patchbay springs with wire-
wrap terminations, are available from other patchbay manu-
facturers, but the associated patchbay, were not found ,uitable
for the protot y pe for price or other reisons. The writer i ,, grate-
ful to Dr. R. M. Howe of the University of Michigan for suggest-
ing the AMPMODU termination.
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PATCHBAY LAYOUT
Hybrid-computer patchbav layout should be as simple and
convenient as possible and, In an educational computer.
should not be too different from commercial practice in
larger analog hybrid computers. 4 Figure S shows the basis
of the APE-II patchbav la yout, which attempts to achieve
these goals subject to the constraints of computing ele-
ments mounted on vertical circuit cards, each plugged
into a single column of patchbav terminations.
In figure 5, note how each analog summer integrator
assembly achieves a three-column layout by mounting the
amplifier card with its electronic component requiring
passer-supply and logic-control terminations in the cen-
tral (olumn, with the other two columns respe , tisely
serving to hold a summing-resistor card and a set of ampli-
fier-output and integrating-capacitor terminations with
taper-pin connections. figure() then shows how six such
amplifier groups isix cards with two amplifiers each) are
arranged in the analog-computer patchbay; taper-pin po-
tentiometer and .reference power-supply terminations
separate groups of four amplifiers, and the lower portion
of the patchbay is left free for multiplier cards, special
diode circuits, and spa •e terminations for future use.
Another circuit card will bear a set of integrated-circuit
comparators.
w	 ♦ 	 s I_ I	 s!	 a
I	 I	 I	 I 	
l	
I	 I
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f: E;_i	 The analog-computer patchbay layout comb, nu, , is
of the amplifier-card arrangements shown in figure 5 with
twelve SK coefficient-setting potentiometers and other
computing elements
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Figure 5—APE II patchbay layout and arrangement of circuit cards for one pair of analog-computer amplifiers. The electronic mode-
control switch used is - !ransistor diamond switch (reference 2). The rear patchbay terminations of ±15 V and logic voltages (Indic1ted
by slash marks in the figure) have their patchbay springs broke ,) off, to avoid circuit damage due to erroneou-, patching
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(a)
Figure 7 illustrated the construction of a set of analog-
computer diode networks terminated In miniature silver-
plated hanana plugs, which fortuitously fit the taper-pin
termination of the analog patchbay receiver.
Digital computing elements, all made up from Inte-
grated-(ircuit modules mounted in TO-5 cans, are also
mounted In plug-in cards (figure 3). The digital patchbay
layout is again conditioned by the necessity of combining
computing elements on vertical cards.
1)1ODf
	 VUT figure 7-Drode-network cards
/."	 GLASS	 plug directly into the rear of theEPDXY	 nalo atchba receiver bB<)ARU a	 R'p	 Y	 Y
means of miniature banana plugs
THE ANALOG-COMPUTER MODULE
The APE II amplifier cards, produced to our specifications
by the Burr-Brown Research Corporation of Tucson, Ari-
zona, each contain two ±--10-V, 20-mA, epoxy-cast, solid-
state amplifiers, logic-actu4 ted electronic switch, and
amplifier-overload indicating circuits (figures 2 and 3).
Amplifier summing networks are mounted on separate
cards, and integrating capacitors are connected directly
to pat(hbay taper pins. One of the two amplifiers on each
card can he patched as an electronically switched Inte
grator or track-hold circuit= as well as a summing ampli-
fier; integrating capacitances of 5 p; - , 0.5 pF, 0.05µF, and
0.005 pF are employed together with summing, resistors
of 200 K and 20 K to permit both real-time and repetitive
analog computation. A reed relay which shorts amplifier
output and summing point under logic control serves both
as a POTSET relay and for starting certain iterative proce-
dures.
The second (lower) amplifier on each card is essentially
intended to serve as a phase inverter or simple summing
amplifier with only gain-of-one inputs. In this application,
the circuit produces the output —X or —(X I + X2)12 so
that no POTSET relay (and, In fact, no overload indicator)
is required. In the prototype computer, these phase in-
verters are equipped with over',oad indicators, however.
These phase-inverting amplifiers are also conveniently
situated near a variety of diode and diode-bridge networks
and close to the electronic-multiplier networks, so that
many function-generator and other nonlinear circuits can
be conveniently patched, (figure 6).
THE DIGITAL SYSTEM
The APE II digital module supplies a variety of timing
pulses for repetitive analog-computer operation, for read-
ing out cOmputer-solution values at digitally selected
samplinn times, and also supplies sampling pulses for ex-
periments with simulated sampled-data systems and sta-
tistical measurements. Analog comparators with digital
output and D , A switches are the basic analog-digital link-
age components. A set of free logic elements (OR/NOR
fates, and IK flip-flops) permit assembly of various logic
systems by patching; in addition, there is a set of shift-
register flip-tlops whic:i can be patched f( , computation,
memory, .)nd as pseudo-random-noise generators. Finally,
there is a %ampl y • ;-type lener-duode noise generator with
cli ital output' and a set of decimal --punters Intended for
program timing and statistical experiments; a five-decade
In-line readout Is provided for five of the counters.
Figure B Illustrates the basic timing system, which is a
simplified version of that used In the University of Ari-
zona's larger ASTRAL II Iterative differentia; analyzer. A
crystal-controlled clock provides clock pulses at patchbay
selected rates of 10U, 50, 25, and 10KF1z. A three-decade
decimal counter (C I ) then produces a computer-reset
pulse (R pulse) after 1000 clock pulses, so that computer
runs or data samples can be generated at rates of 100, 50,
25, and 10 Hz; an external clock can also be used. Counter
C I is, in addition, preset by a digit switch to yield readout
sampling pulses (S pulses) at switch-selected multiples of
1/1000 of one computer run after the start of the COM-
PUTF period. The combination of the l: and S pulses and
the delayed S I , pulses is also useful for track-h-)Id pair
operation. In general, each Integrator can be reset with any
selected logic vo%age in the digital patchbay by simple
patching, so that combinations of counters, comparators,
and logic can be used lo contro: Integrator operation inde-
pendently, as in the most modern analog/hybrid com-
puters.
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SETUPS FOR SPI CIAL EXPERIMENTS
OR DEMONS f RATIONS
the removable analog .end digital patchboards of the APE
II computer Kermit patching away from the machine and
convenient storage of experiment setups. In addition to
the general-purix)se pat(hboarrds, spe(ral demonstration
experiments. logic, sign.,l generators, or statistical instru-
rv-ntation can also be permanently wired on special re-
movable patchboards equipped with brightly colored
metal covers which can bear dials switches, meters, Mc.,
as well as pat(hing and test lacks (figure 9).
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that it is possrhle to spread the purchase or construction
of cards over several budget periods. Many useful experi
nients can he performed with onls three or four amplifier
cards (six or eight amplifiers) and the Ionic complement of
the digital-computer module can be substantially reduced.
Our original APE II design ulilrres • 10-V, 20-MA rff
amp l ifiers of rather high quality dow-drift FFT i put, 20-
MHz small-signal gain-bandwidth preduct). If desired, the
amplifier specifications could be substantially relaxed; it
would he possible, for instance, to st:b^htute a I airchild
,&A709C integrated circuit ($15 in small quantities) with or
without an added class AB output stage. Likewise, the
Burr-Brown diamond switch used for integrator mode
control is a fairly sophistic (ed circuit of g(io d quality; it
one really desired to minimize costs, reed-relay mode-
control could be substituted at some sacrifice in computing
speed and accuracy.
Such measures could reduce the $4.500 estimated park
cost of our prototype by perhaps $10)0 It would he the
writer'± advice, however, not to sacrifice computer a(cu-
racy and speed to too great an e) f tent, for it is the purpose
of computer instruction to build confidence in a complex
and sophisticated machine. W.' - roust remember that an
APE-II installation is most probably the most complicated
electronic system which the student has operated in his
life: a reliable and convenient machi ►►e can give him a
sense of power, which will serve him wel: in future en-
counters with compiex devices It is for this reason that
the bright-colored lighted pushbuttons, careiully selected
rocker-operated counter-control switches and real digital
voltmeter used with APE II are not mere gadgetry, but
constitute a measure of showmanship which should be
part and parcel of modern computer education.
One can achieve some economy b y sharing one set of
power supplies and or, digital voltmeter among two or
more APE II computers; xuch multiple computer installa-
tions can be housed in nrat consol---type cabinets which
look, perhaps, more impressive ("professional" rather than
"educational") than ta.ole-fop computers (figure 1).
11 )
	'1 .%1e1a1 (ha»r^. b1--dillig .	 , lul a Sueual
	demon%l:_ on experiment (dirrde fun,	 ii generation) shown
plugged into th( • APE II at aloft patchbay instead of
the regular patchboard
SOME COST CONSIDERATIONS
Without nuestion, the hest way to utilize APE-II-type edu-
cational computers in laboratory classes is to have at least
one machine for every two students. After an iritial indoc-
trination ► ,eriod, it would also be possihle to use a smaller
number or machines for homework assignments on an
open-shop basis. This would spread the curnputint? loads
over say, several evenings a %seek and thus reduce tF.e
amount of equipment required for a givers number of
students. An APE II computer can be used for many experi-
ments without its full set of computing-element cards, so
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rAI,PFN01X	 Rf %lilts and cone luslons from initial teas
The first APF 11 t omputer of our dual-con-ole installation
was completed in September, 1966, The manufacturers'
specifications on the t omrnerclal Components employed
in the APE II computer (Table II) were in the main borne
out by the initial tests, with the exception of the electronic
multfphers, which were ordered c,nly after the linear com-
puting ror(uits had been checked out The inter-patchbay-
point (apacotanc es In the actual machine can he expccfed
to exceed the manufac turer's spec iftc atoons by at least 50
per cent hec ause of the special taper pins associated with
many termination s.. The low-drift performance of the new
FET-input cis. amplifiers is especially gratifying If. that it is
obtained without any chopper stabilization.
The design-tlbjective stater accuracy within 0.25 per cent
of halt-s( ale %vas readily a( him ed, except that some of the
integrating .apacitors were selected only within 0.5 per
cent to keep their cost down. It is easy to trim the capac^
tors by padding with small mylar, polystyrene, or mica
Capacitors.
OiRi!af-circuit noise and switching spikes. APE li is the
first hybrid computer employing current-mode integrated-
circuit logic to reduce digital -circuit noise and, as such,
constitutes a significant step t the way to Improved
larger iterative differential analvzers such as LOCUST. This
part of the experiment may be considered as completely
successful. In spite of the low (0.75v) logic levels, no spu-
rious triggering of the MECL flip-flops in the digital-logic
module "as observed except as the result of the a-c switch-
ing in the adjacent APE II rack and stepping of the
scale re lay of the associated Ilewh It- Packard digital volt-
meter. Both effects were readily suppressed with the aid of
simple rf filters. We had considered (and are still consid-
ering) making all flip-flop connections to the digital patch-
hay through Batt, !n prevent spurious triggering, but this
does no! appear to be necessary.
( n the analog side, the balanced-current operation of
the current-,node logic keeps the peak-to-peak digital
circuit noise, measured at the output of a uni,y-gain phase
inverter with 200K feedback and input resistors, below
5 millivolts, measured with a 30 NAHz oscilloscope; this
noise l evel is essentially negligible.
The diamond switch used for integrator and , ick-held
mode control caused slightly oscillatory switching spikes
of up to 0.3v amplitude and, at most, 3µsec duration.
These spikes, which are quite similar ,o those observed in
the ASTRAC II computer, are entirely due to the active
switch circuit itself and are only slightly modified when
the TRACK input, fhe integrator cal acitor, or the load is
changed or when, in fact, the integrating capacitor is re-
placed with a resistor. These switching spikc-s are observed
both on closing and opening the diamond switch, and are
so narrow that they do not cause measu,4hle steps in any
integrator outputs even with the smallest available inte-
grating capacitor (0.005 1 J). While integrator - reset spikes
cause little or no trouble during the COMPUTE interval,
switching spikes associated with sampling pulses do occur
during the COMPUTE period. Although they will not cause
measurable integrator-output errors, they could trigger a
fast comparator. It will then be necessary to limit com-
Table 2--h/anula(turer's %pecdi(ahons for Af't II comimnenls
,a) Pauhbay MacPa,.r1 rspr 12KW2 clra/lyl/gcrfd,
~umber of terrnmahOnt N0
Iwss tr/m 1na111 power1r1 • used for  and control 146'
C (on lx t rewslant r tgetld t tnlat tsl It CNN ohM%
Leah
	
• 4s1MarW r IWI Neon adiae MI conl tt Is >	 W" Ohm ♦
C apa( ,tart a brtwren adjacent t ontac s tw 1U: plugs! <
	
6 pt
Capat ltant r Iu ail 6 adlm rnt ccnlac is (with plugo <	 16 pf
tb) dt amplrhrr 18urt B/own ritrie 4117)' li( T /lewd IorwaordcfYlurt)
Ovillut 10 V. N1 mA
Slew log Rate, n,ao, 1011vrevet
Snell- s1Rn41 rero-AR bandwidth, 1 Vpp1 1	 20 Mflt
Drib vv Wnprralurr * 10 r.v /deg C
Input 1mpe,lancr 201 nA'drs It
1crM
Input- rrlt-,red notw tit to '1 Kt <	 10 .v ems
tit Diamond twit, h her mtrRra t• rr and tr-.x-hok1 mottle cunfml(Burr (Brown type- -t- W)
Output Current > . 111 mA
Turnoff hme 200 nve•t
Drift %% temperature ION or KIM i . TRACIt) . r cx) w/d" C
10 nA (feg e
Drift ( uurnt 101i f or CO.MPUTIMMO) • 0 1 M
Turnoff charge s0 PC
Logic levels IYs v
rd) Quartrr ►quarr mulrrplwr/dividers with cnmmat" arnnhhers
(Burr- grown Type 99411
Output =10v, 20 mA
MAX %IatK mulbplKation e►rot SO my too s!le
of half-scale,
Frequency fcr t'io of half-scale dynamic error 10 Kc
eel Netw,,,ft eompune• m t
Metal-film resrsluts paddled t+) 02ss/s
Polystyrene t apaulors padded too 10
Dw!t•ctrt( absorptoon <	 0nta/0
fit lug,(
Motorola I50-serves MH I currenl-m+tdr 10SK
parator speed and/or accuracy by suitable combinations
of capacitive feedback and hysteresis. This will not be
objectionable for operation with computing frequencies
up to a few hundred Hz, but may lead to serious problems
at higher computing frequencies. Fortilnately, most com-
parator operations will Involve only relatively slow track-
hold outputs.
This Integrator swit(hing-spoke problem represents an
as yet unsolved quo:,tion in the design of very fast hybr rl
computers and will be further studied in connection with
our LOCUST project.
APE fl operation with 5 IJ, 0.5 l tf, and0.05 µf integrating
capacitors. In our original proposal to NSF, we had aimed
for an APE II computer employing do amplifiers haling
a 2MHz gain-bandwidth product, with a maximum repeti-
tion rate of 50Hz and minimum integrating capacitance
of 0.05 µF. One reason for such limitations in computing
speed was a fear of crosstalk in the unshielded and very
close-spaced analog pztchbay.
Circle-test data with integrators employing 0.05 1 tF ca-
pacitors and 20K resistors and a 200K 200K phase inverter
(reference 2) yielded a per-integrator phase-shift error of
-x-0.05 per cent (-!-0.03 degree, , which is essentially neg-
ligible compared to st .tic errors.
The 5 1 tF integrating capacitors used in the first APF II
were mylar units tested with a view to cost reduction the
second <,PE II has polystyrene integrating capacitors
throughou,. It wood d appear that the mylar is satisfactory
for many teaching purposes.
Crosstalk measured with a 1,e01-17 circle-test loop run-
ning at full -tiov output measured less than 35 millivolts
peak-to-peak at all patchbay terminations. Crosstalk, which
is mainly due to capacitive coupling, is worst at amplifier
tt ,	 ind ri	 is t; e ctiv to the rig?,t of the ampl,fie,
au-	 the	 since the litters output le, ­ iine.is e-
rectly oppose khe Rain-cil-10 irputs ut the forr i 	 Again,
the error caused bs crosstalk at 10OHz is well within the
designed static accurar y of the computer
Operation with 0.005 ,J in!e;;,at#ng capacitors
In the course of the APE It construction the nit FET
do amplifiers which hwe a 20%iliz gain bandwidth N r od
uct, became a%ailahle; we crossed our fingers and added
0.005 l iF integrating capacitors and provisions for a 100Hz
computer repetition rate
Operation of integrators in computer loops with the
originally undesigned-for 0.005 1 ,1 intehratinR capacitors
is completely satisfactory after re-equalizaticin of the
integrator reset circuits with the aid of a 50 pF capacitor
in parallel with the 10K reset teedba(k resistor connected
to 0' in figure ; As an added bonus, this re-equalization
now permits the use of anv integrator as an excellent, fast
D'A switch if the integrating capacitor is replaced with
a 200K feedback resistor.
C- Irc le-tC st data with integrators employing 0.005 pf and
20K and phase inverters employing both 20K, 20K and
200K, 200K indicate integrator phase-shift errors within
tO 1 per cent 1:10.06 degrees) at 1.6 KHz, which is com-
parable to the design swic error of the computer. Phase
shift is, essentially, due to distributed capacitances asso-
ciated with the integrator and phase-inverter resistors,
since it varies considerably depending on which amplifier
inputs are used in the circle-test loop. The actual ampli-
fier bandwidth is ) large that amplifier phase-shift as
such has relatively little effect at 1.60'e.
As expected, crosstalk errors increased; still significant
crosstalk errors (0.45v peak-to -peak) were observed only
at the output of the summing amplifier directly to the
. ight of any amplifier putting out 1.6KHz sinusoids at
-t 10v amplitude Crosstalk was below 22mv peak -to-peak
at all other patchbay terminations; this was, in particular,
true at the output of an amplifier to the right of the .ignal-
carrying amplifier if the two were separated by the (essen-
tially grounded) sets of coefficient-setting potentiometers
and reverence-suppl y terminations.'
It appears, therefore, that APE II operation with G.005
pF capacitors (1.6KHz computing frequenciesi and 100
to 500Hz --petition rates is perfectly feasible if adjacent
amplifiers can be separated by columns of grounded
patchbay terminations.
APE and SUPERAPU Suggestions for future APE-//-type
computers. We believe that these initial tests have jcsti-
tied our original APE II analog module design concept and
also the exceptionally flexible APE II digital clock, .ontrol
module. While we do not as yet have any experience with
actual student a periments, perhaps the greatest weakness
of the design is the small size of the analog-computer
patchbay; while the writer has become used to it reason-
ably well .
 a larger patchbay would surely be preferable.
'Note also that crosstalk into, say, an open (wiconnected) gain-
af-10 amplifier input adjacent to a gain-of-1 input which
actually used could contribute as much as 0.5 per cent error
at 1.6KHz; this could, however, be prevented by simply ground-
ing unused critical inputs.
pti•.ihh useful compromise v.ould he substitution of
a e3W)-point anwlo; rat( hhav (MAC PANU IN pe I _ 1k )1 12)
for the present 440-point patchbay, With APt 11 amplifier
card, arranged in columns of two, such a i14-row by 20-
columni patchbay would offer the following advantage%
A somewhat more ripen patchbay a rr ,engement, with the
'blind patchhay trrrninations used for power supply and
logic separating amplifier input%'nutputs
This arrangement could acccrmmodife up to 20 amplificn
(of which 10 would he integrators or track-hold circuits)
in columns separated with potentiometers and grounded
or power-supple terminations, thus making crosstalk be-
tween amplifiers essentially negligible even at the highost
computing frequencies
The new arrang e-ment would permit integrating capacitors
as well as resistors to he mounted on patchbay cards
A number of other ideas for possible improv,Prncnts have
occurred to the writer sini:e the completion of they first
APE 11. Some of these are
1. Addition of an e4rra input would make & t I summing ampli-
hen into full-fledged summers with 10, 10, 1 1 inputs. No
potset ,elms would he required if all amplifiers were
(quipped "oh lose-capautame feedhack unite,!. One-half
of the integratots would still be equi pped with the reed
relays shown in figure 5, because of the necessity of provid-
ing trio?! i^ t,ai condrt- n." for difference-equation setups
2 Since summing-atn%frfier resistance networks are not used
for integration, their resistance values couid readily he
reduced to SK and 50K, ihnreby reducing distributed-capaci-
tanee effects.
3. It might well he worth the :ost of the rbout twenty extra
integrated-circuit modules needed to provide APE 11-type
computers with automatically stepped sampling pulses
(SCAN I and SCAN II modes in ASTRAC II) t which are very
useful for automatic plotting and especially automating
plotting of correlation functions. Such scanning is possible
with the present APE 11 Iodic, but it must be patched
4 Some pair! ►b, : multiples would be useful; if the requisite
patchbay points are too scarce, "squid" patchcords or the
more expensive stacking patchcords can he used instead.
5. Overload indicators should he modifi:-d to cut in slightly
beyond ±l0v; amplifier design should allow for :r.1U.5v
to -t11v. New SCR overload indicators would be used.
6. Individual amplifier-, should hose LC decoupling falters
7 The fast quarter-square multipliers used in APE II are expen-
sive. It would be interesting to develop similarly fast and
only moricrately accurate low-cost (±50 mv) time-division
or fnangle-averagiog rnultipriers for this application.
8. Each amplifie r and electronic swi tch (or at least the latter)
should hsve an LC decoupling network to minimize switch-
ing-spike propagation.
9. Four of the• twelve coefficient-setting potentiometers should
be three-terminal potentiometers (all 10 terminations are
grounded in the prototype).
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11014"10 DIGITAL CONT1101, FOR A SMALL ITERATIVE
ANAI (11. 1 jN11 0t71'F1f : Tiff APE II 111(.1 m. MODULL' *
by Nriati K. CONANT ••
AHITRACT. -- The APE 11 computer system it a small sc.lid - state iterative dif-
ferrntial Analyser designed for IAMlraton Instruction and is capable of birth repetitive
and real-time operation This paper describes the APE II digital module, which includes
r master cicsck for generating reset and sampling pulses, random and pseudo-random
noise generators, digital counters and free pat:hable digital logic. This module, when
used with the APE. II analog module or similar -mail analog computers, permits a
vrry wide variety of hybrid simulation and statistical experimrnts
N70 mb 11860
1
Introduction.
The APE ( Arizona PEdagogical) 11 computer system
(fig. t ) comFcises a 12-Amplifier solid-state analog.
computer (iterative differential analyser) capable of
both rep/ ve and real-time operation atid A digital
logic module with patchable digital logi, [ t ). A flexible
digital clock generates computer -met and sampling
pulses Random and pseudo noise generators, digital
counters and free patcha, digital logic permit a wide
variety of statistical studies as well as simulation experi-
ments with sampled - data control systems, automatic
optimization, houndary - value problems and simple (orn-
bined analog - digital computation At r.unimum cost.
Perhaps the most interesting technical feature of the
• Manuscript received April 20th 1967
•• University of Arizona - Department of Electrical En-
gineering
new computer is its novel packaging techniur- : ample.
fier and integrat A - circuit log.( earls plug Trectly into
the rear of inexpensive patc'hbay receivers, which serve,
than, as card cages and save much intPranit wiring.
This paper describes digital control system and free
logic for use with APE 11 or, given suitable logic-level
changes, with other iterative differential analysers of
this type.
Digital Logic.
The digital module consists of the following digital
logic cards :
1. front panel pnihhallon-logic card
2. mailer-clock card, which provides all computer
reset, sampling and timing pulses
i. 1 free-logic cards, each containing a J-K flip-flop and
two three-input ORfNOR gates
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Fig. 1. — APE 11 Front Panel.
N4
1 •1 1 h tiller card ► , each with five stages and spe
tial rt. set logic, which can Ix patched for u)mpu
tation memory, and pseudo-random noise generators
a urtl tons: ining : niu.lulc • -2 addrrl (uscd for pscu
do•noisc F. -- 'rat]on and digital correlation) and .t
sampling-type Zriter•dmde nwir griviimlo ► with digi.
tal output
(I. a counter card with 4 free drntde conntrrs intended
for additional program.  timing and statistical exprri-
mcnts
7. a 4-drea a BCV counter with in-linr Ieadoaltr for
counting events.
the NO left hand tolumns. The puriodit RESET pulse
line R and POTSFT line P .tppeAr in column i Intc
tgrator switch amt potset relay control input% are in
co,.Jmn -1. Sampling pure line S appc.rs :n column 5
along with input., reset lines atld outputs of free
dccadr c ln.tnters. Readout counter inputs, reset Ines and
outputs appear in column 6. Columns 6 to 14 contain
free logic, logic-state lamp inputs, pushbutton outputs,
analog (Onll"a rator outputs .Ind tie points. Column t i
contains the moduio-2 adders and a sampling-type noise-
generator [2,3] and inputs for noise driver%, whose
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Fig. 2. - Digital Patch Panel Layout.
Other digital-module features include 3 front panel
pulbbuuon st. itch outputs for manually setting or reset-
ting flip-flops and counters, 6 logic-state lamp i;)put,
for visual determination of the state of and digital logic
ouput, digital outputs of 2 analog comparators (inputs
on analog; patchbay), and inputs for driven with I,-
cur,ue output levels (outputs on analog patchbay).
Digital-Patchbay Layout.
The digital patchbay is a MACPANEL 440-point
patchbay with diallylphthallate base and gold-plated
springs.
The patch-panel layout (fig. 2) is simple and com-
pact,permitting the use of shorting plugs for many inter-
connections. The master clock and control output are in
outi uts are on the analog patchbay. The eight columns
to the right contain the shift regist_•rs.
Digital Control of Analog Computer Operations.
Figure 3 illustrates the design of the APE 11 control
unit which is a simplified version of that used in the
University of Arizon-'s larger ASTRAL 11 [4,5] A
100 kHz crystal-con rolled clock and counter chain
provides timing pulses (100 kHz, 50 kHz, 25 kHz and
10 kHz), which are always available on the patchbay for
various control and display purposes. The desired com.
puter repetition rate (100, 50, 25 or 10 r r :ns per second )
is obtait:ed by patching to the above timing pulses. All
other timing is performed in terms of these a C1
pulses (1000 per computer run), so that the time scale
of all counting and timing operations changes automa-
tically with the repetition rate / I ,
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The maser trnung counter C, is a three decade deci-
mal counter with a preset output designed to perform
the following timing functions
1. Counts down by 1000 to mark the start of periodic
COMPUTE periods.
2. Produces timing markers at 10 and 100 times the
computer repetition rate J, ( e .g. , for oscilloscope
displays).
3. Produces sampling pulses S (set by rocker type thumb-
wheel decimal switches in steps of TR 1100( 1 ) at
t - T, seconds after the start of each COMPUTE
period (fig.5).
In normal repetitive operation (fig. 4) R Is « 1 »
(logical one, not voltage) at t (computer time) = 0
and « 0 n at t = 0.9 TR to produce periodic reset Pulses
The front panel controls are PATCH, PO'rsET,
INII IAL RESET, COMPUTE and SINGLE RUN. The
mater clock is controlled by a purhhutton-logic card
(set state diagram fig1.ire S). In addition, tk- RUN
:auevts
11
7tr_n	 ror..^:	 R[[sr
Fig. S. -- Control panel pushbutton - logic state diagram
button puts the computer into INITIAL RESE when
depress:d and into COMPUTE when released. The
pu , bhutton-logic card provides an INITIAL RESET
- - -'	 pulse R, and POTSET pulse P, available on the digital
pat(hbay, a C1-INTERRUPT pulse which gates the Cl
-- - - n0-t-, into C, and other pulses to front panel push-
button indicating lights, amplifier, reference and potset-
relay power supplies.
Fig. 4. — APE 11 Timing.
R, so that COMPUTE periods of lengt ►: T = o.9 T,r
alternate with RESET periods of length T, _ T R i 10.
The preset output at T, feed:, a fli f-flop timing-logic
block to produce periodic sane plrag Pulses S and delayed
sampling pulses S 1 , of length TR . Note that R, S and
S,, (and hence also their complements) are clocked by
Cl in order Io eliminate timing errors and coincidence-
gate output spikes due to ripple-through delays in C,.
Operation.
When the computer is turned on, a special R-C delay
circuit places the machine into the PATCH mode. In
this mode :
1. Amplifier and reference power is OFF.
2. Counter C, is reset to zero.
3. R, S and S„ are « o» (RESET/TRACK).
4. INITIAL RESET R, and POT$ET P are (( 1 ».
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FiS. 6. — Shift Register.
From PATCH, one goes to POTSET, where the follow-
ing conditions are established :
1. Amplifier power is C'N, but reference power is
still removed from the analog patchbay.
2. Counur C, is reset to zero.
3. R, S and S„ are ((0))  (RESETiTRACK).
4. R, and P are a I n.
S. The digital voltmeter (DVM) is connected to the
potentiometer readout bus
6. Amplifier overload lights are reset.
Before we begin to compute, we depress the INITIAL
RESET button to produce the following conditions
1. Amplifier and reference power ON.
2. (.ounter C, is reset to zero.
3. R, S and S„ are u 0)) (RESET,/TRACK),
4. R t is a 1» P is o 0 ».
S DVM is connected to analog patchbay point.
All integrators and track-holds and digital logic are
now reset to suitable initial conditions, ready for com-
putation. This state is maintained until one depresses
and releases the COMPUTE button , Then R t goes to
a 0 i>, S and S„ go to « 1 » , and a delay of 10 ms (to
allow any special relay circuits to operate), due to a
one-shot multivtbrator on the pushbutton-logic card,
runs out. Then the C1-INTERRUPT pulse gates on
counter C, which counts 100 pulses before starting the
first COMPUTE period. The periodic reset pulses
R and sampling pulses S and S t , will then con-
tinue on as illustrated in figure 4. For single-run
operation ,
 we must begin in INITIAL RESET (going
from COMPUTE to SINGLE RUN is prevented
by the logic design) and depress the SINGLE RUN
button. At the end of one run, o- t v the C1 pulses are
interrupted, and the computer stands ready for another
single run obtained by depresEing the SINGLE RUN
button again ; this permits one to thcck the progress
of Iterative rou tines computer run by computer run.
In normal repetitive operation, the integrators arc
controlled by R, and selected track-hold tircuits can
be corerollct. by S. Track-hold pairs are controlled by
R and S, or by S and S t, for digital readout of solution
values %(/) at an accurately preset computer sampling
time r -_ T,. Different patching connections can .-mploy
R, S and St , for flexible memory control including
three-period control (5].
Other Logic
The free logic circuits, namely J-K flip-flops, OR/
NOR gates, nodule-2 adder, and decade counter,, are
of straightforward design and need no detailed descrip.
tion. The APE 11 fhilt•r;Rioer card.; have sonic extra
features which are worth explriat n.
Each shift register card contains five stages, with
each stage patchable to the following stage by a single
connection, (made possible by an extra input gate for
each stage, figure 6). A one-shot multivtbrator (using
a MECL R.-S flip-flop) provides a delayed set pulse,
100 ns wide, immediately after a reset pulse ( usually
R, ), patched to the common reset line, goes to a 0 ».
Each stage patched to this delayed set pulse is, thus,
ready for computation. This scheme is especially useful
in setting up the shift register for pseudo-noise seyucn-
ccs.
Four decrar.d in line readout counteri nave their indi•
v.dual input, rest lines, and outputs available on the
digiml patchbay. In addition, a RESET button common
to all four counters is provided on the front panel near
the display unit. Each counter has forbidden-code gate to
prevent the simultaneous appearance of two numbers
when the computer is turned on, or when some ,ntcr-
ference accidentally triggers the counter into an unwan-
ted state.
Incandescent lamps in the counter readout display
unit (I.E.E., INC. Series 20), control-panel pushbutton
lamps and relays (pa-slleled by a filter capacitor; and
logic-state lamps, are driven by a novel inexpensive
driver circuit employing i silicen controlled rectifier
(SCR) actuated directly by MECL logic levels (fig. 7),
,	 9^, t..,. •olty.
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NOTE : Transformer secondary winding is aprNroximately at
—1.45 volts with respect to ;round.
Several circuits may be cdnnecteu to the saris- transformer at A
and B. Filter capacitor is used with relay only.
Fig. 7. — Lamp and Relay Driver ( 44 nit
I
The dtg ► tal-logic cards, designed and constructed at
the University of Arizona, are made with 1/16", t w o-
sided, 1 OZ., coppeI-clad, glass cxpoxy printed circuit
h,oarcl. To reduce co s t cornections from one side of the
P(: hoArd to the other are made with small wire. The
component side of the board is mostly ground plane
to reduce radiation and interference. The nAs,er clock
car,l
	
%h, ­ 	 in fig. H.
I i1	 Master Clock Gard.
Motorola MECL inteprated circuit current-mode logic
is employed throughout the digital module. The low-
level Ionic swing (o.s V) ind the balanced (urrent-mode
operation, producing negligible power- supply- line
transients during switching times, combine with grcund-
plare shitld:ng and L-C decoupling of the power supply
lends of each card to reduce the digital noise coupled to
the A%alog module. This is a critical factor in view of
the wlcurband analog computer amplifiers (0 db at 20
mHz) cased to the APE: If s)stem.
Discussion.
The new digital c-mtiol system permits the inexpen-
sive APE Il system t , ► perform relatively sophisticated
simulation under digrtai control (see table 1), in parti-
cuL t interesting random process experiments involving
random and pseudo- , andom noise and automatic hybrid
analog;digital con ► .utAtion of correlation functions [4).
The new construction method reduces cost .tpf viably
ar,l greatly simplifies isscmbly.
It is also interesting to note that APE II is 6c first
hybrid computer employing the low noise MECL I,jgtc
to reduce digital-circuit noise in a widehand analog
computer ; in this manner, the APE: 11 system served
as a prototype Ionic system for the University of
Arizona's new larger LMUST computer, which will
employ similar logic together with 30 AfHz amplifiers
capahlc of solving a set of linear or n(mlinear differen-
,ial equations 204111 times each second under digital
ontrol.
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TABLE 1 — SrRgrited A: F.-1/ I•xprntntrrttt
(Experiments are hasrd on the text ., listed as References I .ind 2)
I. SIMULATION TECHNIQUES
1. Bouncing-ball Simulat i on Using Analog Memory
Study of Steepest descent Optimization
(a) Steepest-descent Division
(b) Linear Regression by Steepest Dment
(c) Simulation of a Simple Optimizing Servo
Solution of a Simple Problem in the Calculus of Var iations Using Pontryagin's Maximum Principle
i. Solution of Difference Equations and Simulation of Digital - differential-analys.r Integration With Track-hold Cir-
cuits
5. Simulation of a Simple Sampled-data Control System
6. Automatic Solution of a Two -point Boundary-value Froblem by Iteration
7. ComFut_"an of Parameter-in f lue,:ce Coefficient% (Solution of Sensitivity Equations)
8. Computation of a Satellite Trajectozy by a Simhic Perturbation Method
9. A Simple Model-matching Experiment
10. Study of a Maximum-effort Servo
11. HYBRID -COMPUTER HARDWARE TECHNIQUES
I. Study of Fast Diode Circuits anti Precision Limiters
1 . Study of a Simple Analog-to-digital Converter
3. Accurate Signal Generators and Pulse-width Modulators
1. Study of Track - hold Operation and First -order Hold Circuits
s. Simulation of Combined Analog - digital Computation — Error Coml,r^nsation
111. STATISTICAL MEASUREMENTS
AND COMMUNICATIONjDF-TEC:TION SYSTEM SIMULATION
1. Statistical Measurements
(a) Measurement of Continuous and Sampled-data
(b) Measurement ( Estimation) of Correlation Functions
(c) Measurement ( Estimation) of Probability and Probability Density
2. Coarse - quantization Measurements ; Polarity - coincidence Correlation
3. Monte Carlo Comp itation of a Definite Integral
(. Measurement of M.an - square Filter Output and Filter Optimization
(a) Direct Method
(b) Modified-adjoint-system Method
(c) Monte Carlo Method
S. Study of Ballistic - trajectory Errors
6. Demonstration of Modulation Waveforms with and without Noise
7. Simulation of a Superheterodyne Receiver
8. Simulation of an FM Communication System
9. Simulation of a Phase-lock Loop
10. Simulation of Matched-filter Detection Using Pseudo-random Signals (Shift-register Sequences)
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